Datasheet4U Logo Datasheet4U.com

LMK02002 - Precision Clock Conditioner

General Description

The LMK02002 precision clock conditioner combines the functions of jitter cleaning/reconditioning, multiplication, and distribution of a reference clock.

The device integrates a high performance Integer-N Phase Locked Loop (PLL), and four LVPECL clock output distribution blocks.

Key Features

  • 1.
  • 2 20 fs Additive Jitter.
  • Integrated Integer-N PLL with Outstanding Normalized Phase Noise Contribution of -224 dBc/Hz.
  • Clock Output Frequency Range of 1 to 800 MHz.
  • 4 LVPECL Clock Outputs.
  • Dedicated Divider and Delay Blocks on Each Clock Output.
  • Pin Compatible Family of Clocking Devices.
  • 3.15 to 3.45 V Operation.
  • Package: 48 Pin WQFN (7.0 x 7.0 x 0.8 mm) TARGET.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
LMK02002 Precision Clock Conditioner National Semiconductor
LMK02000 Precision Clock Conditioner National Semiconductor
LMK01000 (LMK01000 - LMK01020) 1.6 GHz High Performance Clock Buffer National Semiconductor
LMK01010 (LMK01000 - LMK01020) 1.6 GHz High Performance Clock Buffer National Semiconductor
LMK01020 (LMK01000 - LMK01020) 1.6 GHz High Performance Clock Buffer National Semiconductor

Other Datasheets by Texas Instruments

Part Number Description
LMK02002 LMK02002 Precision Clock Conditioner
LMK02000 Precision Clock Conditioner
LMK00101 Ultra-low Jitter LVCMOS Fanout Buffer/Level Translator
LMK00105 Ultra-Low Jitter LVCMOS Fanout Buffer and Level Translator
LMK00301 3-GHz 10-Output Ultra-Low Additive Jitter Differential Clock Buffer and Level Translator

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
LMK02002 www.ti.com SNAS418 – AUGUST 2007 LMK02002 Precision Clock Conditioner with Integrated PLL Check for Samples: LMK02002 FEATURES 1 •2 20 fs Additive Jitter • Integrated Integer-N PLL with Outstanding Normalized Phase Noise Contribution of -224 dBc/Hz • Clock Output Frequency Range of 1 to 800 MHz • 4 LVPECL Clock Outputs • Dedicated Divider and Delay Blocks on Each Clock Output • Pin Compatible Family of Clocking Devices • 3.15 to 3.45 V Operation • Package: 48 Pin WQFN (7.0 x 7.0 x 0.