Datasheet4U Logo Datasheet4U.com

LMK04906 - Ultralow Noise Clock Jitter Cleaner/Multiplier

Description

The LMK04906 is the industry's highest performance clock jitter attenuator with superior clock jitter cleaning, generation, and distribution with advanced

Features

  • 1 Ultralow RMS Jitter Performance.
  • 100-fs RMS Jitter (12 kHz to 20 MHz).
  • 123-fs RMS Jitter (100 Hz to 20 MHz).
  • Dual Loop PLLatinum™ PLL Architecture.
  • PLL1.
  • Integrated Low-Noise Crystal Oscillator Circuit.
  • Holdover Mode when Input Clocks are Lost.
  • Automatic or Manual Triggering/Recovery.
  • PLL2.
  • Normalized [1 Hz] PLL Noise Floor of.
  • 227 dBc/Hz.
  • Phase Detector Rate up to 155 MHz.
  • OSCin.

📥 Download Datasheet

Datasheet preview – LMK04906

Datasheet Details

Part number LMK04906
Manufacturer Texas Instruments
File Size 1.91 MB
Description Ultralow Noise Clock Jitter Cleaner/Multiplier
Datasheet download datasheet LMK04906 Datasheet
Additional preview pages of the LMK04906 datasheet.
Other Datasheets by Texas Instruments

Full PDF Text Transcription

Click to expand full text
Product Folder Order Now Technical Documents Tools & Software Support & Community LMK04906 SNAS589F – JUNE 2012 – REVISED AUGUST 2017 LMK04906 Ultralow Noise Clock Jitter Cleaner and Multiplier With 6 Programmable Outputs 1 Features •1 Ultralow RMS Jitter Performance – 100-fs RMS Jitter (12 kHz to 20 MHz) – 123-fs RMS Jitter (100 Hz to 20 MHz) • Dual Loop PLLatinum™ PLL Architecture – PLL1 – Integrated Low-Noise Crystal Oscillator Circuit – Holdover Mode when Input Clocks are Lost – Automatic or Manual Triggering/Recovery – PLL2 – Normalized [1 Hz] PLL Noise Floor of –227 dBc/Hz – Phase Detector Rate up to 155 MHz – OSCin Frequency-doubler – Integrated Low-Noise VCO • 3 Redundant Input Clocks with LOS – Automatic and Manual Switch-Over Modes • 50% Duty Cycle Output Divides, 1 to 1045
Published: |