SN54ABT16657 - 16-BIT TRANSCEIVERS

Datasheet Summary

Description

The ’ABT16657 contain two noninverting octal transceiver sections with separate parity generator/checker circuits and control signals.

For either section, the transmit/receive (1T/R or 2T/R) input determines the direction of data flow.

Texas Instruments

📥 Download Datasheet

Datasheet Details

Part number	SN54ABT16657
Manufacturer	Texas Instruments
File Size	826.03 KB
Description	16-BIT TRANSCEIVERS
Datasheet	SN54ABT16657 Datasheet
Additional preview pages of the SN54ABT16657 datasheet.

📁 Similar Datasheet

SN54HC595J - 16-bit bus transceiver and transparant D-type latch (nexperia)
SN54LS00 - QUAD 2-INPUT NAND GATE (Motorola Inc)
SN54LS01 - QUAD 2-INPUT NAND GATE (Motorola Inc)
SN54LS02 - QUAD 2-INPUT NOR GATE (Motorola Inc)
SN54LS03 - QUAD 2-INPUT NAND GATE (Motorola Inc)
SN54LS04 - HEX INVERTER (Motorola Inc)
SN54LS05 - HEX INVERTER (Motorola Inc)
SN54LS08 - QUAD 2-INPUT AND GATE (Motorola Inc)
SN54LS09 - QUAD 2-INPUT AND GATE (Motorola Inc)
SN54LS10 - TRIPLE 3-INPUT NAND GATE (Motorola Inc)

Other Datasheets by Texas Instruments

SN54ABT16652 - 16-BIT BUS TRANSCEIVERS/REGISTERS
SN54ABT16601 - 18-BIT UNIVERSAL BUS TRANSCEIVERS
SN54ABT16623 - 16-BIT BUS TRANSCEIVERS
SN54ABT16640 - 16-BIT BUS TRANSCEIVERS
SN54ABT16646 - 16-BIT BUS TRANSCEIVERS/REGISTERS
SN54ABT162244 - 16-BIT BUFFERS/DRIVERS
SN54ABT162245 - 16-Bit BUS TRANSCEIVERS
SN54ABT16240A - 16-BIT BUFFERS/DRIVERS

Full PDF Text Transcription

Click to expand full text

SN54ABT16657, SN74ABT16657 16-BIT TRANSCEIVERS WITH PARITY GENERATORS/CHECKERS AND 3-STATE OUTPUTS SCBS103B – FEBRUARY 1992 – REVISED JANUARY 1997 D Members of the Texas Instruments Widebus™ Family D State-of-the-Art EPIC-ΙΙB™ BiCMOS Design Significantly Reduces Power Dissipation D Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17 D Typical VOLP (Output Ground Bounce) < 1 V at VCC = 5 V, TA = 25°C D Distributed VCC and GND Pin Configuration Minimizes High-Speed Switching Noise D Flow-Through Architecture Optimizes PCB Layout D High-Drive Outputs (–32-mA IOH, 64-mA IOL) D Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings descripti

Published: May 20, 2023 |