SN54ABT827 - 10-Bit Buffer/Drivers

Description

SN54ABT827 .

Texas Instruments

Datasheet Details

Part number	SN54ABT827
Manufacturer	Texas Instruments
File Size	546.13 KB
Description	10-Bit Buffer/Drivers
Datasheet	SN54ABT827 Datasheet
Additional preview pages of the SN54ABT827 datasheet.

📁 Similar Datasheet

SN54HC595J - 16-bit bus transceiver and transparant D-type latch (nexperia)
SN54LS00 - QUAD 2-INPUT NAND GATE (Motorola Inc)
SN54LS01 - QUAD 2-INPUT NAND GATE (Motorola Inc)
SN54LS02 - QUAD 2-INPUT NOR GATE (Motorola Inc)
SN54LS03 - QUAD 2-INPUT NAND GATE (Motorola Inc)
SN54LS04 - HEX INVERTER (Motorola Inc)
SN54LS05 - HEX INVERTER (Motorola Inc)
SN54LS08 - QUAD 2-INPUT AND GATE (Motorola Inc)
SN54LS09 - QUAD 2-INPUT AND GATE (Motorola Inc)
SN54LS10 - TRIPLE 3-INPUT NAND GATE (Motorola Inc)

Other Datasheets by Texas Instruments

SN54ABT821 - 10-BIT BUS-INTERFACE FLIP-FLOPS
SN54ABT823 - 9-BIT BUS-INTERFACE FLIP-FLOPS
SN54ABT8245 - SCAN TEST DEVICES
SN54ABT833 - 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS
SN54ABT841 - 10-BIT BUS-INTERFACE D-TYPE LATCHES
SN54ABT843 - 9-BIT BUS-INTERFACE D-TYPE LATCHES
SN54ABT8543 - SCAN TEST DEVICES
SN54ABT861 - 10-BIT TRANSCEIVERS

Full PDF Text Transcription

Click to expand full text

SN54ABT827, SN74ABT827 10ĆBIT BUFFERS/DRIVERS WITH 3ĆSTATE OUTPUTS SCBS159E − JANUARY 1991 − REVISED APRIL 2005 D State-of-the-Art EPIC-ΙΙB BiCMOS Design Significantly Reduces Power Dissipation D Flow-Through Architecture Optimizes PCB Layout D Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17 D Typical VOLP (Output Ground Bounce) < 1 V at VCC = 5 V, TA = 25°C D High-Impedance State During Power Up and Power Down D High-Drive Outputs (−32-mA IOH, 64-mA IOL) D Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), and Plastic (NT) and Ceramic (JT) DIPs description SN54ABT827 . . . JT PACKAGE SN74ABT827 . . .

Published: May 20, 2023 |