Datasheet4U Logo Datasheet4U.com

SN54AHC125 - Quadruple Bus Buffer Gates

General Description

The SNx4AHC125 devices are quadruple bus buffer gates featuring independent line drivers with 3-state outputs.

Each output is disabled when the associated output-enable ( OE) input is high.

When OE is low, the respective gate passes the data from the A input to its Y output.

Key Features

  • Operating range of 2V to 5.5V.
  • Latch-up performance exceeds 250mA per JESD 17.
  • Four individual output enable pins 2.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
SN54HC595J 16-bit bus transceiver and transparant D-type latch nexperia
SN54LS00 QUAD 2-INPUT NAND GATE Motorola Inc
SN54LS01 QUAD 2-INPUT NAND GATE Motorola Inc
SN54LS02 QUAD 2-INPUT NOR GATE Motorola Inc
SN54LS03 QUAD 2-INPUT NAND GATE Motorola Inc

Other Datasheets by Texas Instruments

Part Number Description
SN54AHC123A DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATORS
SN54AHC126 QUADRUPLE BUS BUFFER GATES
SN54AHC138 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS
SN54AHC139 DUAL 2-LINE TO 4-LINE DECODERS/DEMULTIPLEXERS
SN54AHC14 Hex Schmitt-Trigger Inverters

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
SN54AHC125, SN74AHC125 SCLS256O – DECEMBER 1995 – REVISED FEBRUARY 2024 SNx4AHC125 Quadruple Bus Buffer Gates With 3-State Outputs 1 Features • Operating range of 2V to 5.5V • Latch-up performance exceeds 250mA per JESD 17 • Four individual output enable pins 2 Applications • Flow Meters • Programmable Logic Controllers • Power Over Ethernet (PoE) • Motor Drives and Controls • Electronic Point-of-Sale 3 Description The SNx4AHC125 devices are quadruple bus buffer gates featuring independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable ( OE) input is high. When OE is low, the respective gate passes the data from the A input to its Y output.