Datasheet4U Logo Datasheet4U.com

SN54F109 - DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOP

Datasheet Summary

Description

These devices contain two independent J-K positive-edge-triggered flip-flops.

A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs regardless of the levels of the other inputs.

📥 Download Datasheet

Datasheet preview – SN54F109

Datasheet Details

Part number SN54F109
Manufacturer Texas Instruments
File Size 586.73 KB
Description DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOP
Datasheet download datasheet SN54F109 Datasheet
Additional preview pages of the SN54F109 datasheet.

📁 Similar Datasheet

  • SN54HC595J - 16-bit bus transceiver and transparant D-type latch (nexperia)
  • SN54LS00 - QUAD 2-INPUT NAND GATE (Motorola Inc)
  • SN54LS01 - QUAD 2-INPUT NAND GATE (Motorola Inc)
  • SN54LS02 - QUAD 2-INPUT NOR GATE (Motorola Inc)
  • SN54LS03 - QUAD 2-INPUT NAND GATE (Motorola Inc)
  • SN54LS04 - HEX INVERTER (Motorola Inc)
  • SN54LS05 - HEX INVERTER (Motorola Inc)
  • SN54LS08 - QUAD 2-INPUT AND GATE (Motorola Inc)
  • SN54LS09 - QUAD 2-INPUT AND GATE (Motorola Inc)
  • SN54LS10 - TRIPLE 3-INPUT NAND GATE (Motorola Inc)
Other Datasheets by Texas Instruments
  • SN54F10 - TRIPLE 3-INPUT POSITIVE-NAND GATE
  • SN54F11 - Triple 3-Input AND Gate
  • SN54F138 - 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS
  • SN54F151B - 1-of-8 Data Selector/Multiplexer
  • SN54F153 - Dual 1-of-4 Data Selectors/Multiplexer
  • SN54F157A - Quadruple 2-Line To 1-Line Data Selectors/Multiplexer
  • SN54F158A - Quadruple 2-Line To 1-Line Data Selectors/Multiplexers
  • SN54F00 - QUADRUPLE 2-INPUT POSITIVE-NAND GATES

Full PDF Text Transcription

Click to expand full text
SN54F109, SN74F109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET SDFS047A – MARCH 1987 – REVISED OCTOBER 1993 • Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs description These devices contain two independent J-K positive-edge-triggered flip-flops. A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the J and K input meeting the setup-time requirements are transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse.
Published: |