Datasheet4U Logo Datasheet4U.com

SN54HC10J - TRIPLE 3-INPUT POSITIVE-NAND GATES

Download the SN54HC10J datasheet PDF. This datasheet also covers the SN54HC10 variant, as both devices belong to the same triple 3-input positive-nand gates family and are provided as variant models within a single manufacturer datasheet.

General Description

This device contains three independent 3-input NAND gates.

B

C in positive logic.

Key Features

  • Buffered inputs.
  • Wide operating voltage range: 2 V to 6 V.
  • Wide operating temperature range:.
  • 40°C to +85°C.
  • Supports fanout up to 10 LSTTL loads.
  • Significant power reduction compared to LSTTL logic ICs 2.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (SN54HC10-etcTI.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

Part Number Description Manufacturer
SN54HC595J 16-bit bus transceiver and transparant D-type latch nexperia
SN54LS00 QUAD 2-INPUT NAND GATE Motorola Inc
SN54LS01 QUAD 2-INPUT NAND GATE Motorola Inc
SN54LS02 QUAD 2-INPUT NOR GATE Motorola Inc
SN54LS03 QUAD 2-INPUT NAND GATE Motorola Inc

Other Datasheets by Texas Instruments

Part Number Description
SN54HC10 TRIPLE 3-INPUT POSITIVE-NAND GATES
SN54HC109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS
SN54HC11 Triple 3-Input AND Gates
SN54HC112 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS
SN54HC125 Quadruple Buffers

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
www.ti.com SCLS083E – DECEMBERSS1NN9877244–HHRCCEV11I00S,,ESSDNNAP55R44IHHL CC20112001 SCLS083E – DECEMBER 1982 – REVISED APRIL 2021 SNx4HC10 Triple 3-Input NAND Gates 1 Features • Buffered inputs • Wide operating voltage range: 2 V to 6 V • Wide operating temperature range: –40°C to +85°C • Supports fanout up to 10 LSTTL loads • Significant power reduction compared to LSTTL logic ICs 2 Applications • Alarm / tamper detect circuit • S-R latch 3 Description This device contains three independent 3-input NAND gates. Each gate performs the Boolean function Y = A ● B ● C in positive logic. Device Information(1) PART NUMBER PACKAGE BODY SIZE (NOM) SN74HC10D SOIC (14) 8.70 mm × 3.90 mm SN74HC10N PDIP (14) 19.30 mm × 6.40 mm SN74HC10NS SO (14) 10.20 mm × 5.