Datasheet4U Logo Datasheet4U.com

SN54HC195J - 4-BIT PARALLEL-ACCESS SHIFT REGISTERS

This page provides the datasheet information for the SN54HC195J, a member of the SN54HC195 4-BIT PARALLEL-ACCESS SHIFT REGISTERS family.

Datasheet Summary

Description

These 4-bit registers feature parallel inputs, parallel outputs, J-K serial inputs, shift/load control input, and a direct overriding clear.

The registers have two modes of operation: parallel (broadside) load, and shift (in the direction QA and QD).

Features

  • 1.
  • Synchronous Parallel Load.
  • Positive-Edge-Triggered Clocking.
  • J and K Inputs to First Stage.
  • Complementary Outputs From Last Stage.
  • Package Options: Plastic and Ceramic DIPS and Ceramic Chip Carriers.
  • Dependable Texas lnstruments Quality and Reliability.

📥 Download Datasheet

Datasheet preview – SN54HC195J

Datasheet Details

Part number SN54HC195J
Manufacturer Texas Instruments
File Size 230.95 KB
Description 4-BIT PARALLEL-ACCESS SHIFT REGISTERS
Datasheet download datasheet SN54HC195J Datasheet
Additional preview pages of the SN54HC195J datasheet.

📁 Similar Datasheet

  • SN54HC595J - 16-bit bus transceiver and transparant D-type latch (nexperia)
  • SN54LS00 - QUAD 2-INPUT NAND GATE (Motorola Inc)
  • SN54LS01 - QUAD 2-INPUT NAND GATE (Motorola Inc)
  • SN54LS02 - QUAD 2-INPUT NOR GATE (Motorola Inc)
  • SN54LS03 - QUAD 2-INPUT NAND GATE (Motorola Inc)
  • SN54LS04 - HEX INVERTER (Motorola Inc)
  • SN54LS05 - HEX INVERTER (Motorola Inc)
  • SN54LS08 - QUAD 2-INPUT AND GATE (Motorola Inc)
  • SN54LS09 - QUAD 2-INPUT AND GATE (Motorola Inc)
  • SN54LS10 - TRIPLE 3-INPUT NAND GATE (Motorola Inc)
Other Datasheets by Texas Instruments
  • SN54HC195 - 4-BIT PARALLEL-ACCESS SHIFT REGISTERS
  • SN54HC191 - 4-BIT SYNCHRONOUS UP/DOWN BINARY COUNTERS
  • SN54HC193 - 4-BIT SYNCHRONOUS UP/DOWN COUNTERS
  • SN54HC10 - TRIPLE 3-INPUT POSITIVE-NAND GATES
  • SN54HC109 - DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS
  • SN54HC10J - TRIPLE 3-INPUT POSITIVE-NAND GATES
  • SN54HC11 - Triple 3-Input AND Gates
  • SN54HC112 - DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS

Full PDF Text Transcription

Click to expand full text
www.ti.com FEATURES 1 • Synchronous Parallel Load • Positive-Edge-Triggered Clocking • J and K Inputs to First Stage • Complementary Outputs From Last Stage • Package Options: Plastic and Ceramic DIPS and Ceramic Chip Carriers • Dependable Texas lnstruments Quality and Reliability DESCRIPTION/ORDERING INFORMATION These 4-bit registers feature parallel inputs, parallel outputs, J-K serial inputs, shift/load control input, and a direct overriding clear. The registers have two modes of operation: parallel (broadside) load, and shift (in the direction QA and QD). Parallel loading is accomplished by applying the 4-bits of data and taking the shift/load control input low. The data is loaded into the associated flip-flop and appears at the outputs after the positive transition of the clock input.
Published: |