Datasheet4U Logo Datasheet4U.com

SN54HC563 - OCTAL TRANSPARENT D-TYPE LATCHE

General Description

These 8-bit transparent D-type latches feature 3state outputs designed specifically for driving highly capacitive or relatively low-impedance loads.

They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

Key Features

  • Wide operating voltage range of 2 V to 6 V.
  • High-current 3-state outputs drive bus lines directly or up to 15 LSTTL loads.
  • Lowpower consumption, 80-μA max ICC.
  • Typical tpd = 21 ns.
  • ±6-mA output drive at 5 V.
  • Low input current of 1 μA max.
  • Bus-structured pinout 2.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
SN54HC595J 16-bit bus transceiver and transparant D-type latch nexperia
SN54LS00 QUAD 2-INPUT NAND GATE Motorola Inc
SN54LS01 QUAD 2-INPUT NAND GATE Motorola Inc
SN54LS02 QUAD 2-INPUT NOR GATE Motorola Inc
SN54LS03 QUAD 2-INPUT NAND GATE Motorola Inc

Other Datasheets by Texas Instruments

Part Number Description
SN54HC540 OCTAL BUFFERS AND LINE DRIVER
SN54HC541 OCTAL BUFFERS AND LINE DRIVER
SN54HC541J OCTAL BUFFERS AND LINE DRIVER
SN54HC573A Octal Transparent D-Type Latche
SN54HC574 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
SN54HC563, SN74HC563 SCLS145E – DECEMBER 1982 – REVISED JULY 2022 SNx4HC563 Octal Transparent D-Type Lataches With 3-State Outputs 1 Features • Wide operating voltage range of 2 V to 6 V • High-current 3-state outputs drive bus lines directly or up to 15 LSTTL loads • Lowpower consumption, 80-μA max ICC • Typical tpd = 21 ns • ±6-mA output drive at 5 V • Low input current of 1 μA max • Bus-structured pinout 2 Description These 8-bit transparent D-type latches feature 3state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.