Datasheet4U Logo Datasheet4U.com

SN54HCT373J - Octal Transparent D-Type Latches

This page provides the datasheet information for the SN54HCT373J, a member of the SN54HCT373 Octal Transparent D-Type Latches family.

Description

These 8-bit latches feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads.

They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

Features

  • Operating voltage range of 4.5 V to 5.5 V.
  • High-current 3-state true outputs can drive up to 15 LSTTL loads.
  • Low power consumption, 80-μA max ICC.
  • Typical tpd =21 ns.
  • ±6-mA output drive at 5 V.
  • Low input current of 1 μA max.
  • Inputs are TTL-voltage compatible.
  • Eight high-current latches in a single package.
  • Full parallel access for loading 2.

📥 Download Datasheet

Datasheet preview – SN54HCT373J

Datasheet Details

Part number SN54HCT373J
Manufacturer Texas Instruments
File Size 1.93 MB
Description Octal Transparent D-Type Latches
Datasheet download datasheet SN54HCT373J Datasheet
Additional preview pages of the SN54HCT373J datasheet.

📁 Similar Datasheet

  • SN54HC595J - 16-bit bus transceiver and transparant D-type latch (nexperia)
  • SN54LS00 - QUAD 2-INPUT NAND GATE (Motorola Inc)
  • SN54LS01 - QUAD 2-INPUT NAND GATE (Motorola Inc)
  • SN54LS02 - QUAD 2-INPUT NOR GATE (Motorola Inc)
  • SN54LS03 - QUAD 2-INPUT NAND GATE (Motorola Inc)
  • SN54LS04 - HEX INVERTER (Motorola Inc)
  • SN54LS05 - HEX INVERTER (Motorola Inc)
  • SN54LS08 - QUAD 2-INPUT AND GATE (Motorola Inc)
  • SN54LS09 - QUAD 2-INPUT AND GATE (Motorola Inc)
  • SN54LS10 - TRIPLE 3-INPUT NAND GATE (Motorola Inc)
Other Datasheets by Texas Instruments

Full PDF Text Transcription

Click to expand full text
SN54HCT373, SN74HCT373 SCLS009G – MARCH 1984 – REVISED JULY 2022 SNx4HCT373 Octal Transparent D-Type Latches With 3-State Outputs 1 Features • Operating voltage range of 4.5 V to 5.5 V • High-current 3-state true outputs can drive up to 15 LSTTL loads • Low power consumption, 80-μA max ICC • Typical tpd =21 ns • ±6-mA output drive at 5 V • Low input current of 1 μA max • Inputs are TTL-voltage compatible • Eight high-current latches in a single package • Full parallel access for loading 2 Description These 8-bit latches feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.
Published: |