Datasheet4U Logo Datasheet4U.com

SN65LVDS93 - LVDS SERDES TRANSMITTER

Description

The SN65LVDS93 LVDS serdes (serializer/ deserializer) transmitter contains four 7-bit parallelload serial-out shift registers, a 7‫נ‬clock synthesizer, and five low-voltage differential signaling (LVDS) drivers in a single integrated circuit.

Features

  • 1.
  • 28:4 Data Channel Compression at up to 1.904 Gigabits per Second Throughput.
  • Suited for Point-to-Point Subsystem Communication With Very Low EMI.
  • 28 Data Channels Plus Clock in Low-Voltage TTL and 4 Data Channels Plus Clock Out Low-Voltage Differential.
  • Selectable Rising or Falling Clock Edge Triggered Inputs.
  • Bus Pins Tolerate 6-kV HBM ESD.
  • Operates From a Single 3.3-V Supply and 250 mW (Typ).
  • 5-V Tolerant Data Inputs.
  • P.

📥 Download Datasheet

Datasheet preview – SN65LVDS93

Datasheet Details

Part number SN65LVDS93
Manufacturer Texas Instruments
File Size 644.34 KB
Description LVDS SERDES TRANSMITTER
Datasheet download datasheet SN65LVDS93 Datasheet
Additional preview pages of the SN65LVDS93 datasheet.

📁 Similar Datasheet

  • SN65004 - One Channel Direct Drive Speech Controller (SONiX Technology Company)
  • SN65007 - One Channel Direct Drive Speech Controller (SONiX Technology Company)
  • SN65010 - One Channel Direct Drive Speech Controller (SONiX Technology Company)
  • SN65012 - One Channel Direct Drive Speech Controller (SONiX Technology Company)
  • SN65016 - One Channel Direct Drive Speech Controller (SONiX Technology Company)
  • SN65020 - One Channel Direct Drive Speech Controller (SONiX Technology Company)
  • SN65031 - Two Channels Direct Drive Speech Controller (SONiX Technology Company)
  • SN65042 - Two Channels Direct Drive Speech Controller (SONiX Technology Company)
  • SN65061 - Two Channels Direct Drive Speech Controller (SONiX Technology Company)
  • SN65176B - Multipoint RS-485/RS-422 Transceivers (UMW)
Other Datasheets by Texas Instruments

Full PDF Text Transcription

Click to expand full text
SN65LVDS93 www.ti.com ................................................................................................................................................................. SLLS302G – MAY 1998 – REVISED MAY 2009 LVDS SERDES TRANSMITTER FEATURES 1 • 28:4 Data Channel Compression at up to 1.904 Gigabits per Second Throughput • Suited for Point-to-Point Subsystem Communication With Very Low EMI • 28 Data Channels Plus Clock in Low-Voltage TTL and 4 Data Channels Plus Clock Out Low-Voltage Differential • Selectable Rising or Falling Clock Edge Triggered Inputs • Bus Pins Tolerate 6-kV HBM ESD • Operates From a Single 3.
Published: |