Datasheet4U Logo Datasheet4U.com

SN65LVDS94 - LVDS SERDES RECEIVER

Description

The SN65LVDS94 LVDS serdes (serializer/deserializer) receiver contains four serial-in 7-bit parallel-out shift registers, a 7× clock synthesizer, and five low-voltage differential signaling (LVDS) line receivers in a single integrated circuit.

Features

  • 4:28 Data Channel Expansion at up to 1.904 Gigabits per Second Throughput.
  • Suited for Point-to-Point Subsystem Communication With Very Low EMI.
  • 4 Data Channels and Clock Low-Voltage Differential Channels in and 28 Data and Clock Out Low-Voltage TTL Channels Out.
  • Operates From a Single 3.3-V Supply and 250 mW (Typ).
  • 5-V Tolerant SHTDN Input.
  • Rising Clock Edge Triggered Outputs.
  • Bus Pins Tolerate 4-kV HBM ESD.
  • Packaged in Thi.

📥 Download Datasheet

Datasheet preview – SN65LVDS94

Datasheet Details

Part number SN65LVDS94
Manufacturer Texas Instruments
File Size 614.96 KB
Description LVDS SERDES RECEIVER
Datasheet download datasheet SN65LVDS94 Datasheet
Additional preview pages of the SN65LVDS94 datasheet.
Other Datasheets by Texas Instruments

Full PDF Text Transcription

Click to expand full text
SN65LVDS94 www.ti.com SLLS298F – MAY 1998 – REVISED JANUARY 2006 LVDS SERDES RECEIVER FEATURES • 4:28 Data Channel Expansion at up to 1.904 Gigabits per Second Throughput • Suited for Point-to-Point Subsystem Communication With Very Low EMI • 4 Data Channels and Clock Low-Voltage Differential Channels in and 28 Data and Clock Out Low-Voltage TTL Channels Out • Operates From a Single 3.
Published: |