Datasheet4U Logo Datasheet4U.com

SN65LVDS96 - LVDS SERDES RECEIVER

Description

The SN65LVDS96 LVDS serdes (serializer/deserializer) receiver contains three serial-in 7-bit parallel-out shift registers, a 7× clock synthesizer, and four low-voltage differential signaling (LVDS) line receivers in a single integrated circuit.

Features

  • 3:21 Data Channel Compression at up to 1.428 Gigabits/s Throughput.
  • Suited for Point-to-Point Subsystem Communication With Very Low EMI.
  • 3 Data Channels and Clock Low-Voltage Differential Channels in and 21 Data and Clock Low-Voltage TTL Channels Out.
  • Operates From a Single 3.3-V Supply and 250 mW (Typ).
  • 5-V Tolerant SHTDN Input.
  • Rising Clock Edge Triggered Outputs.
  • Bus Pins Tolerate 4-kV HBM ESD.
  • Packaged in Thin Shrink Sm.

📥 Download Datasheet

Datasheet preview – SN65LVDS96

Datasheet Details

Part number SN65LVDS96
Manufacturer Texas Instruments
File Size 479.82 KB
Description LVDS SERDES RECEIVER
Datasheet download datasheet SN65LVDS96 Datasheet
Additional preview pages of the SN65LVDS96 datasheet.

📁 Similar Datasheet

  • SN65004 - One Channel Direct Drive Speech Controller (SONiX Technology Company)
  • SN65007 - One Channel Direct Drive Speech Controller (SONiX Technology Company)
  • SN65010 - One Channel Direct Drive Speech Controller (SONiX Technology Company)
  • SN65012 - One Channel Direct Drive Speech Controller (SONiX Technology Company)
  • SN65016 - One Channel Direct Drive Speech Controller (SONiX Technology Company)
  • SN65020 - One Channel Direct Drive Speech Controller (SONiX Technology Company)
  • SN65031 - Two Channels Direct Drive Speech Controller (SONiX Technology Company)
  • SN65042 - Two Channels Direct Drive Speech Controller (SONiX Technology Company)
  • SN65061 - Two Channels Direct Drive Speech Controller (SONiX Technology Company)
  • SN65176B - Multipoint RS-485/RS-422 Transceivers (UMW)
Other Datasheets by Texas Instruments

Full PDF Text Transcription

Click to expand full text
SN65LVDS96 www.ti.com LVDS SERDES RECEIVER SLLS296H – MAY 1998 – REVISED JULY 2006 FEATURES • 3:21 Data Channel Compression at up to 1.428 Gigabits/s Throughput • Suited for Point-to-Point Subsystem Communication With Very Low EMI • 3 Data Channels and Clock Low-Voltage Differential Channels in and 21 Data and Clock Low-Voltage TTL Channels Out • Operates From a Single 3.
Published: |