Datasheet4U Logo Datasheet4U.com

SN65LVDS96 Datasheet LVDS SERDES RECEIVER

Manufacturer: Texas Instruments

📥 Download Datasheet

General Description

The SN65LVDS96 LVDS serdes (serializer/deserializer) receiver contains three serial-in 7-bit parallel-out shift registers, a 7× clock synthesizer, and four low-voltage differential signaling (LVDS) line receivers in a single integrated circuit.

These functions allow receipt of synchronous data from a compatible transmitter, such asthe SN65LVDS95, over four balanced-pair conductors and expansion to 21 bits of single-ended LVTTL synchronous data at a lower transfer rate.

When receiving, the high-speed LVDS data is received and loaded into registers at the rate of seven times the LVDS input clock (CLKIN).

Overview

SN65LVDS96 www.ti.com LVDS SERDES RECEIVER SLLS296H – MAY 1998 – REVISED JULY.

Key Features

  • 3:21 Data Channel Compression at up to 1.428 Gigabits/s Throughput.
  • Suited for Point-to-Point Subsystem Communication With Very Low EMI.
  • 3 Data Channels and Clock Low-Voltage Differential Channels in and 21 Data and Clock Low-Voltage TTL Channels Out.
  • Operates From a Single 3.3-V Supply and 250 mW (Typ).
  • 5-V Tolerant SHTDN Input.
  • Rising Clock Edge Triggered Outputs.
  • Bus Pins Tolerate 4-kV HBM ESD.
  • Packaged in Thin Shrink Sm.

More Datasheets from Texas Instruments

Part Number Description
SN65LVDS9637 High-Speed Differential Line Receivers
SN65LVDS9637A HIGH-SPEED DIFFERENTIAL RECEIVERS
SN65LVDS9637B HIGH-SPEED DIFFERENTIAL RECEIVERS
SN65LVDS9638 High-Speed Differential Line Drivers
SN65LVDS93 LVDS SERDES TRANSMITTER
SN65LVDS93A TRANSMITTER
SN65LVDS93A-Q1 TRANSMITTER
SN65LVDS94 LVDS SERDES RECEIVER
SN65LVDS95 LVDS SERDES TRANSMITTER
SN65LVDS95-EP LVDS SERDES TRANSMITTER