Datasheet4U Logo Datasheet4U.com

SN74AHC125-EP - QUADRUPLE BUS BUFFER GATE

Description

The SN74AHC125 is a quadruple bus buffer gate featuring independent line drivers with 3-state outputs.

Each output is disabled when the associated output-enable (OE) input is high.

When OE is low, the respective gate passes the data from the A input to its Y output.

📥 Download Datasheet

Datasheet preview – SN74AHC125-EP

Datasheet Details

Part number SN74AHC125-EP
Manufacturer Texas Instruments
File Size 468.22 KB
Description QUADRUPLE BUS BUFFER GATE
Datasheet download datasheet SN74AHC125-EP Datasheet
Additional preview pages of the SN74AHC125-EP datasheet.

📁 Similar Datasheet

  • SN74101 - AND-OR Gate (ETC)
  • SN74102 - AND Gate (ETC)
  • SN74103 - Dual J-K Flip-Flop (ETC)
  • SN74106 - Dual J-K Flip-Flop (ETC)
  • SN74108 - Dual J-K Flip Flop (ETC)
  • SN7411 - Triple 3-Input AND (ETC)
  • SN74120 - Dual Pulse Synchronizers / Drivers (Texas Instruments Inc)
  • SN74124 - Dual Voltage Controlled Oscillators (ETC)
  • SN7415 - Triple 3 Input AND Gate (Motorola)
  • SN74381 - integrated circuits (ETC)
Other Datasheets by Texas Instruments

Full PDF Text Transcription

Click to expand full text
D Controlled Baseline – One Assembly/Test Site, One Fabrication Site D Extended Temperature Performance of –55°C to 125°C D Enhanced Diminishing Manufacturing Sources (DMS) Support D Enhanced Product-Change Notification D Qualification Pedigree† D EPIC (Enhanced-Performance Implanted CMOS) Process D Operating Range 2-V to 5.5-V VCC D Latch-Up Performance Exceeds 250 mA Per JESD 17 D ESD Protection Exceeds 1000 V Per MIL-STD-833, Method 3015; Exceeds 150 V Using Machine Model (C = 200 pF, R = 0) † Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range.
Published: |