Datasheet4U Logo Datasheet4U.com

SN74AHCT138D - 3-Line to 8-Line Decoders/Demultiplexers

Download the SN74AHCT138D datasheet PDF. This datasheet also covers the SN74AHCT138N variant, as both devices belong to the same 3-line to 8-line decoders/demultiplexers family and are provided as variant models within a single manufacturer datasheet.

General Description

The ’AHCT138 3-line to 8-line decoders/ demultiplexers are designed to be used in highperformance memory-decoding and data-routing applications that require very short propagation-delay times.

In high-performance memory systems, this decoder can be used to minimize the effects of system decoding.

Key Features

  • Inputs are TTL-voltage compatible.
  • Designed specifically for high-speed memory decoders and data-transmission systems.
  • Incorporate three enable inputs to simplify cascading and/or data reception.
  • Latch-up performance exceeds 250mA per JESD 17.
  • ESD protection exceeds JESD 22.
  • ±2000V human-body model (A114-A).
  • ±1000V charged-device model (C101) 2.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (SN74AHCT138N-etcTI.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

Part Number Description Manufacturer
SN74101 AND-OR Gate ETC
SN74102 AND Gate ETC
SN74103 Dual J-K Flip-Flop ETC
SN74106 Dual J-K Flip-Flop ETC
SN74108 Dual J-K Flip Flop ETC

Other Datasheets by Texas Instruments

Part Number Description
SN74AHCT138 3-Line to 8-Line Decoders/Demultiplexers
SN74AHCT138-EP 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS
SN74AHCT138N 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS
SN74AHCT138Q-Q1 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS
SN74AHCT132 QUADRUPLE POSITIVE-NAND GATES

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
SN54AHCT138, SN74AHCT138 SCLS266N – DECEMBER 1995 – REVISED APRIL 2024 SNx4AHCT138 3-Line to 8-Line Decoders/Demultiplexers 1 Features • Inputs are TTL-voltage compatible • Designed specifically for high-speed memory decoders and data-transmission systems • Incorporate three enable inputs to simplify cascading and/or data reception • Latch-up performance exceeds 250mA per JESD 17 • ESD protection exceeds JESD 22 – ±2000V human-body model (A114-A) – ±1000V charged-device model (C101) 2 Description The ’AHCT138 3-line to 8-line decoders/ demultiplexers are designed to be used in highperformance memory-decoding and data-routing applications that require very short propagation-delay times.