Datasheet4U Logo Datasheet4U.com

SN74ALS174 - HEX/QUADRUPLE D-TYPE FLIP-FLOP

Description

These positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic.

All have a direct-clear (CLR) input.

The ’ALS175 and ’AS175B feature complementary outputs from each flip-flop.

📥 Download Datasheet

Datasheet preview – SN74ALS174

Datasheet Details

Part number SN74ALS174
Manufacturer Texas Instruments
File Size 880.98 KB
Description HEX/QUADRUPLE D-TYPE FLIP-FLOP
Datasheet download datasheet SN74ALS174 Datasheet
Additional preview pages of the SN74ALS174 datasheet.

📁 Similar Datasheet

  • SN74101 - AND-OR Gate (ETC)
  • SN74102 - AND Gate (ETC)
  • SN74103 - Dual J-K Flip-Flop (ETC)
  • SN74106 - Dual J-K Flip-Flop (ETC)
  • SN74108 - Dual J-K Flip Flop (ETC)
  • SN7411 - Triple 3-Input AND (ETC)
  • SN74120 - Dual Pulse Synchronizers / Drivers (Texas Instruments Inc)
  • SN74124 - Dual Voltage Controlled Oscillators (ETC)
  • SN7415 - Triple 3 Input AND Gate (Motorola)
  • SN74381 - integrated circuits (ETC)
Other Datasheets by Texas Instruments

Full PDF Text Transcription

Click to expand full text
SN54ALS174, SN54ALS175, SN54AS174, SN54AS175B SN74ALS174, SN74ALS175, SN74AS174, SN74AS175B HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR SDAS207E - APRIL 1982 - REVISED MAY 2002 D ’ALS174 and ’AS174 Contain Six Flip-Flops With Single-Rail Outputs D ’ALS175 and ’AS175B Contain Four Flip-Flops With Double-Rail Outputs D Buffered Clock and Direct-Clear Inputs D Applications Include: – Buffer/Storage Registers – Shift Registers – Pattern Generators D Fully Buffered Outputs for Maximum Isolation From External Disturbances (’AS Only) SN54ALS174 . . . J OR W PACKAGE SN54AS174 . . . J PACKAGE SN74ALS174, SN74AS174 . . . D , N, OR NS PACKAGE (TOP VIEW) SN54ALS175 . . . J OR W PACKAGE SN54AS175B . . . J PACKAGE SN74ALS175, SN74AS175B . . .
Published: |