Datasheet4U Logo Datasheet4U.com

SN74ALVCH162260 - 12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCH

General Description

This 12-bit to 24-bit multiplexed D-type latch is designed for 1.65-V to 3.6-V VCC operation.

The SN74ALVCH162260 is used in applications in which two separate data paths must be multiplexed onto, or demultiplexed from, a single data path.

Key Features

  • Member of the Texas Instruments Widebus™ Family.
  • EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process.
  • B-Port Outputs Have Equivalent 26-Ω Series Resistors, So No External Resistors Are Required.
  • ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0).
  • Latch-Up Performance Exceeds 250 mA Per JESD 17.
  • Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Res.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
SN74101 AND-OR Gate ETC
SN74102 AND Gate ETC
SN74103 Dual J-K Flip-Flop ETC
SN74106 Dual J-K Flip-Flop ETC
SN74108 Dual J-K Flip Flop ETC

Other Datasheets by Texas Instruments

Part Number Description
SN74ALVCH162268 12-BIT TO 24-BIT REGISTERED BUS EXCHANGER
SN74ALVCH162244 16-BIT BUFFER/DRIVER
SN74ALVCH162334 16-BIT UNIVERSAL BUS DRIVER
SN74ALVCH162344 1-BIT TO 4-BIT ADDRESS DRIVER
SN74ALVCH162373 16-BIT TRANSPARENT D-TYPE LATCH

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
www.ti.com SN74ALVCH162260 12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCH WITH 3-STATE OUTPUTS SCAS570I – MARCH 1996 – REVISED AUGUST 2004 FEATURES • Member of the Texas Instruments Widebus™ Family • EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process • B-Port Outputs Have Equivalent 26-Ω Series Resistors, So No External Resistors Are Required • ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0) • Latch-Up Performance Exceeds 250 mA Per JESD 17 • Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors • Package Options Include Thin-Shrink Small-Outline (DGG) and Plastic Shrink Small-Outline (DL) Packages NOTE: For tape-and-reel order entry: The DGGR package is abbreviated to GR.