Datasheet4U Logo Datasheet4U.com

SN74ALVCH16524 - 18-BIT REGISTERED BUS TRANSCEIVER

General Description

This 18-bit universal bus transceiver is designed for 1.65-V to 3.6-V VCC operation.

Data flow in each direction is controlled by output-enable (OEAB and OEBA) and clock-enable (CLKENBA) inputs.

For the A-to-B data flow, the data flows through a single buffer.

Key Features

  • Member of the Texas Instruments Widebus™ Family.
  • UBT™ Transceiver Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, Clocked, or Clock-Enable Mode.
  • Operates From 1.65 V to 3.6 V.
  • Max tpd of 3.2 ns at 3.3 V.
  • ±24-mA Output Drive at 3.3 V.
  • Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors.
  • Latch-Up Performance Exceeds 250 mA Per JESD 17.
  • ESD Performance Tested.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
SN74101 AND-OR Gate ETC
SN74102 AND Gate ETC
SN74103 Dual J-K Flip-Flop ETC
SN74106 Dual J-K Flip-Flop ETC
SN74108 Dual J-K Flip Flop ETC

Other Datasheets by Texas Instruments

Part Number Description
SN74ALVCH16500 18-BIT UNIVERSAL BUS TRANSCEIVER
SN74ALVCH16501 18-BIT UNIVERSAL BUS TRANSCEIVER
SN74ALVCH16543 16-BIT REGISTERED TRANSCEIVER
SN74ALVCH162244 16-BIT BUFFER/DRIVER
SN74ALVCH162260 12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCH

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
www.ti.com FEATURES • Member of the Texas Instruments Widebus™ Family • UBT™ Transceiver Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, Clocked, or Clock-Enable Mode • Operates From 1.65 V to 3.6 V • Max tpd of 3.2 ns at 3.3 V • ±24-mA Output Drive at 3.3 V • Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors • Latch-Up Performance Exceeds 250 mA Per JESD 17 • ESD Performance Tested Per JESD 22 – 2000-V Human-Body Model (A114-A) – 200-V Machine Model (A115-A) DESCRIPTION/ORDERING INFORMATION This 18-bit universal bus transceiver is designed for 1.65-V to 3.6-V VCC operation. Data flow in each direction is controlled by output-enable (OEAB and OEBA) and clock-enable (CLKENBA) inputs.