Datasheet4U Logo Datasheet4U.com

SN74AS241A - Octal Buffers/Drivers

Description

These octal buffers/drivers are designed specifically to improve the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

📥 Download Datasheet

Datasheet preview – SN74AS241A

Datasheet Details

Part number SN74AS241A
Manufacturer Texas Instruments
File Size 1.19 MB
Description Octal Buffers/Drivers
Datasheet download datasheet SN74AS241A Datasheet
Additional preview pages of the SN74AS241A datasheet.

📁 Similar Datasheet

  • SN74101 - AND-OR Gate (ETC)
  • SN74102 - AND Gate (ETC)
  • SN74103 - Dual J-K Flip-Flop (ETC)
  • SN74106 - Dual J-K Flip-Flop (ETC)
  • SN74108 - Dual J-K Flip Flop (ETC)
  • SN7411 - Triple 3-Input AND (ETC)
  • SN74120 - Dual Pulse Synchronizers / Drivers (Texas Instruments Inc)
  • SN74124 - Dual Voltage Controlled Oscillators (ETC)
  • SN7415 - Triple 3 Input AND Gate (Motorola)
  • SN74381 - integrated circuits (ETC)
Other Datasheets by Texas Instruments
  • SN74AS240A - OCTAL BUFFERS/DRIVERS
  • SN74AS244A - OCTAL BUFFERS AND LINE DRIVER
  • SN74AS245 - OCTAL BUS TRANSCEIVER
  • SN74AS20 - Dual 4-Input Positive-NAND Gate
  • SN74AS21 - Dual 4-Input Positive-AND Gate
  • SN74AS253A - Dual 1-of-4 Data Selectors/Multiplexers
  • SN74AS257 - Quad 2-Line To 1-Line Data Selectors/Multiplexers
  • SN74AS258 - Quad 2-Line To 1-Line Data Selectors/Multiplexers

Full PDF Text Transcription

Click to expand full text
SN54ALS241C, SN54AS241A, SN74ALS241C, SN74AS241A OCTAL BUFFERS/DRIVERS WITH 3ĆSTATE OUTPUTS SDAS153E − DECEMBER 1982 − REVISED AUGUST 1995 • 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers • pnp Inputs Reduce dc Loading • Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs description These octal buffers/drivers are designed specifically to improve the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. The designer has a choice of selected combinations of inverting and noninverting outputs, symmetrical active-low output-enable (OE) inputs, and complementary OE and OE inputs.
Published: |