Datasheet4U Logo Datasheet4U.com

SN74LV10A - Triple 3-Input Positive-NAND Gate

Datasheet Summary

Description

These triple 3-input positive-NAND gates are designed for 2 V to 5.5 V VCC operation.

B

C in positive logic.

These devices are fully specified for partial-power-down applications using Ioff.

Features

  • VCC operation of 2 V to 5.5 V.
  • Max tpd of 7 ns at 5 V.
  • Typical VOLP (Output Ground Bounce) 2.3 V at VCC = 3.3 V, TA = 25°C.
  • Ioff Supports Partial-Power-Down Mode Operation.
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II 2.

📥 Download Datasheet

Datasheet preview – SN74LV10A

Datasheet Details

Part number SN74LV10A
Manufacturer Texas Instruments
File Size 856.04 KB
Description Triple 3-Input Positive-NAND Gate
Datasheet download datasheet SN74LV10A Datasheet
Additional preview pages of the SN74LV10A datasheet.
Other Datasheets by Texas Instruments

Full PDF Text Transcription

Click to expand full text
SN74LV10A SCES338G – SEPTEMBER 2000 – REVISED MARCH 2023 SN74LV10A Triple 3-Input Positive-NAND Gate 1 Features • VCC operation of 2 V to 5.5 V • Max tpd of 7 ns at 5 V • Typical VOLP (Output Ground Bounce) <0.8 V at VCC = 3.3 V, TA = 25°C • Typical VOHV (Output VOH Undershoot) >2.3 V at VCC = 3.3 V, TA = 25°C • Ioff Supports Partial-Power-Down Mode Operation • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II 2 Applications • Alarm / tamper detect circuit • S-R latch 3 Description These triple 3-input positive-NAND gates are designed for 2 V to 5.5 V VCC operation. The SN74LV10A devices perform the Boolean function Y = A • B • C in positive logic. These devices are fully specified for partial-power-down applications using Ioff.
Published: |