Datasheet4U Logo Datasheet4U.com

SN74LV11A-Q1 - TRIPLE 3-INPUT POSITIVE-AND GATES

Datasheet Summary

Description

This triple 3-input positive-AND gate is designed for 2-V to 5.5-V VCC operation.

B

C or Y + A ) B ) C in positive logic.

This device is fully specified for partial-power-down applications using Ioff.

📥 Download Datasheet

Datasheet preview – SN74LV11A-Q1

Datasheet Details

Part number SN74LV11A-Q1
Manufacturer Texas Instruments
File Size 769.51 KB
Description TRIPLE 3-INPUT POSITIVE-AND GATES
Datasheet download datasheet SN74LV11A-Q1 Datasheet
Additional preview pages of the SN74LV11A-Q1 datasheet.

📁 Similar Datasheet

  • SN74LVC1G125 - high performance non-inverting buffer (UMW)
  • SN74LVC1G34 - Single buffer (UMW)
  • SN74L71 - AND-Gate R-S Master-Slave F-F (National Semiconductor)
  • SN74L74N - Dual D-Type Flip-Flop (ETC)
  • SN74LS00 - QUAD 2-INPUT NAND GATE (Motorola)
  • SN74LS00 - Quad 2-Input NAND Gate (ON Semiconductor)
  • SN74LS02 - QUAD 2-INPUT NOR GATE (Motorola)
  • SN74LS02 - QUAD 2-INPUT NOR GATE (ON Semiconductor)
  • SN74LS04 - Hex Inverter (ON Semiconductor)
  • SN74LS04 - HEX INVERTER (Motorola)
Other Datasheets by Texas Instruments

Full PDF Text Transcription

Click to expand full text
SN74LV11A-Q1 TRIPLE 3-INPUT POSITIVE-AND GATE D Qualified for Automotive Applications D ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0) D 2-V to 5.5-V VCC Operation D Typical VOLP (Output Ground Bounce) <0.8 V at VCC= 3.3 V, TA = 25°C D Typical VOHV (Output VOH Undershoot) >2.3 V at VCC = 3.3 V, TA = 25°C D Support Mixed-Mode Voltage Operation on All Ports D Ioff Supports Partial-Power-Down Mode Operation SCES468D − JULY 2003 − REVISED JANUARY 2008 PW PACKAGE (TOP VIEW) 1A 1B 2A 2B 2C 2Y GND 1 2 3 4 5 6 7 14 VCC 13 1C 12 1Y 11 3C 10 3B 9 3A 8 3Y description/ordering information This triple 3-input positive-AND gate is designed for 2-V to 5.5-V VCC operation.
Published: |