Datasheet4U Logo Datasheet4U.com

SN74LV161284 - 19-BIT BUS INTERFACE

Description

The SN74LV161284 is designed for 4.5-V to 5.5-V VCC operation.

This device provides asynchronous two-way communication between data buses.

The control-function implementation minimizes external timing requirements.

📥 Download Datasheet

Datasheet preview – SN74LV161284

Datasheet Details

Part number SN74LV161284
Manufacturer Texas Instruments
File Size 359.48 KB
Description 19-BIT BUS INTERFACE
Datasheet download datasheet SN74LV161284 Datasheet
Additional preview pages of the SN74LV161284 datasheet.

📁 Similar Datasheet

  • SN74LVC1G125 - high performance non-inverting buffer (UMW)
  • SN74LVC1G34 - Single buffer (UMW)
  • SN74L71 - AND-Gate R-S Master-Slave F-F (National Semiconductor)
  • SN74L74N - Dual D-Type Flip-Flop (ETC)
  • SN74LS00 - QUAD 2-INPUT NAND GATE (Motorola)
  • SN74LS00 - Quad 2-Input NAND Gate (ON Semiconductor)
  • SN74LS02 - QUAD 2-INPUT NOR GATE (Motorola)
  • SN74LS02 - QUAD 2-INPUT NOR GATE (ON Semiconductor)
  • SN74LS04 - Hex Inverter (ON Semiconductor)
  • SN74LS04 - HEX INVERTER (Motorola)
Other Datasheets by Texas Instruments

Full PDF Text Transcription

Click to expand full text
SN74LV161284 19-BIT BUS INTERFACE SCLS426C – OCTOBER 1998 – REVISED NOVEMBER 2002 D 4.5-V to 5.5-V VCC Operation D 1.4-kΩ Pullup Resistors Integrated on All Open-Drain Outputs Eliminate the Need for Discrete Resistors D Designed for IEEE Std 1284-I (Level-1 Type) and IEEE Std 1284-II (Level-2 Type) Electrical Specifications D Flow-Through Architecture Optimizes PCB Layout D Latch-Up Performance Exceeds 250 mA Per JEDEC 17 D ESD Protection Exceeds JESD 22 – 4000-V Human-Body Model (A114-A) – 300-V Machine Model (A115-A) – 2000-V Charged-Device Model (C101) description/ordering information The SN74LV161284 is designed for 4.5-V to 5.5-V VCC operation. This device provides asynchronous two-way communication between data buses.
Published: |