Datasheet4U Logo Datasheet4U.com

SN74LVC112A - Dual Negative-Edge-Triggered J-K Flip-Flop

General Description

This dual negative-edge-triggered J-K flip-flop is designed for 1.65-V to 3.6-V VCC operation.

Key Features

  • 1 Operates From 1.65 V to 3.6 V.
  • Inputs Accept Voltages to 5.5 V.
  • Max tpd of 4.8 ns at 3.3 V.
  • Typical VOLP (Output Ground Bounce) < 0.8 V at VCC = 3.3 V, TA = 25°C.
  • Typical VOHV (Output VOH Undershoot) > 2 V at VCC = 3.3 V, TA = 25°C.
  • Latch-Up Performance Exceeds 250 mA Per JESD 17.
  • ESD Protection Exceeds JESD 22.
  • 3000-V Human-Body Model.
  • 200-V Machine Model.
  • 1500-V Charged-Device Model 2.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
SN74LVC1G125 high performance non-inverting buffer UMW
SN74LVC1G34 Single buffer UMW
SN74L71 AND-Gate R-S Master-Slave F-F National Semiconductor
SN74L74N Dual D-Type Flip-Flop ETC
SN74LS00 QUAD 2-INPUT NAND GATE Motorola

Other Datasheets by Texas Instruments

Part Number Description
SN74LVC10A TRIPLE 3-INPUT POSITIVE-NAND GATE
SN74LVC125A Quadruple Bus Buffer Gate
SN74LVC125A-EP Quadruple Bus Buffer Gate
SN74LVC125A-Q1 Automotive Quadruple Bus Buffer Gate
SN74LVC126A Quadruple Bus Buffer

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
Product Folder Sample & Buy Technical Documents Tools & Software Support & Community SN74LVC112A SCAS289M – JANUARY 1993 – REVISED DECEMBER 2014 SN74LVC112A Dual Negative-Edge-Triggered J-K Flip-Flop With Clear And Preset 1 Features •1 Operates From 1.65 V to 3.6 V • Inputs Accept Voltages to 5.5 V • Max tpd of 4.8 ns at 3.3 V • Typical VOLP (Output Ground Bounce) < 0.8 V at VCC = 3.3 V, TA = 25°C • Typical VOHV (Output VOH Undershoot) > 2 V at VCC = 3.