Datasheet4U Logo Datasheet4U.com

SN74LVC1G11-Q1 - Single 3-Input Positive-AND Gate

General Description

ORDERING INFORMATION The SN74LVC1G11-Q1 performs the Boolean function Y + A B

C or Y + A ) B ) C in positive logic.

This device is fully specified for partial-power-down applications using Ioff.

Key Features

  • 1.
  • Qualified for Automotive.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
SN74LVC1G125 high performance non-inverting buffer UMW
SN74LVC1G34 Single buffer UMW
SN74L71 AND-Gate R-S Master-Slave F-F National Semiconductor
SN74L74N Dual D-Type Flip-Flop ETC
SN74LS00 QUAD 2-INPUT NAND GATE Motorola

Other Datasheets by Texas Instruments

Part Number Description
SN74LVC1G11-EP Single 3-Input Positive-AND Gate
SN74LVC1G11 Single 3-Input Positive-AND Gate
SN74LVC1G10 Single 3-Input Positive-NAND Gate
SN74LVC1G123 Single Retriggerable Monostable Multivibrator
SN74LVC1G125 Single Bus Buffer Gate

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
SN74LVC1G11-Q1 www.ti.com SINGLE 3-INPUT POSITIVE-AND GATE Check for Samples: SN74LVC1G11-Q1 SCES827 – MARCH 2011 FEATURES 1 • Qualified for Automotive Applications • Supports 5-V VCC Operation • Inputs Accept Voltages to 5.5 V • Max tpd of 4.1 ns at 3.3 V • Low Power Consumption, 10-μA Max ICC • ±24-mA Output Drive at 3.3 V • Ioff Supports Partial-Power-Down Mode Operation DESCRIPTION/ORDERING INFORMATION The SN74LVC1G11-Q1 performs the Boolean function Y + A • B • C or Y + A ) B ) C in positive logic. This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.