Datasheet4U Logo Datasheet4U.com

SN74LVC1G32 - Single 2-Input Positive-OR Gate

General Description

This single 2-input positive-OR gate is designed for 1.65-V to 5.5-V VCC operation.

B in positive logic.

Key Features

  • 1 Available in the Ultra-Small 0.64 mm2 Package (DPW) with 0.5-mm Pitch.
  • Supports 5-V VCC Operation.
  • Inputs Accept Voltages to 5.5-V.
  • Supports Down Translation to VCC.
  • Max tpd of 3.6 ns at 3.3-V.
  • Low Power Consumption, 10-µA Max ICC.
  • ±24-mA Output Drive at 3.3-V.
  • Ioff Supports Live Insertion, Partial-Power-Down Mode, and Back-Drive Protection.
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II.
  • ESD P.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
SN74LVC1G34 Single buffer UMW
SN74LVC1G125 high performance non-inverting buffer UMW
SN74L71 AND-Gate R-S Master-Slave F-F National Semiconductor
SN74L74N Dual D-Type Flip-Flop ETC
SN74LS00 QUAD 2-INPUT NAND GATE Motorola

Other Datasheets by Texas Instruments

Part Number Description
SN74LVC1G32-EP Single 2-Input Positive-OR Gate
SN74LVC1G32-Q1 Single 2-Input Positive-OR Gate
SN74LVC1G3208 Single 3-Input Positive OR-AND Gate
SN74LVC1G3208-EP Single 3-Input Positive OR-AND Gate
SN74LVC1G3208-Q1 Single 3-Input Positive OR-AND Gate

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
Product Folder Sample & Buy Technical Documents Tools & Software Support & Community SN74LVC1G32 SCES219V – APRIL 1999 – REVISED AUGUST 2015 SN74LVC1G32 Single 2-Input Positive-OR Gate 1 Features •1 Available in the Ultra-Small 0.64 mm2 Package (DPW) with 0.5-mm Pitch • Supports 5-V VCC Operation • Inputs Accept Voltages to 5.5-V • Supports Down Translation to VCC • Max tpd of 3.6 ns at 3.3-V • Low Power Consumption, 10-µA Max ICC • ±24-mA Output Drive at 3.