SN74LVTH125 Datasheet PDF - Texas Instruments 3.3-V ABT QUADRUPLE BUS BUFFER Specs

SN74LVTH125 - 3.3-V ABT QUADRUPLE BUS BUFFER

Datasheet Summary

Description

ordering information NC

These bus buffers are designed specifically for low-voltage (3.3-V) VCC operation, but with the capability to provide a TTL interface to a 5-V system environment.

The ’LVTH125 devices feature independent line drivers with 3-state outputs.

Datasheet Details

Part number	SN74LVTH125
Manufacturer	Texas Instruments
File Size	1.11 MB
Description	3.3-V ABT QUADRUPLE BUS BUFFER
Datasheet	SN74LVTH125 Datasheet
Additional preview pages of the SN74LVTH125 datasheet.

📁 Similar Datasheet

SN74LVC1G125 - high performance non-inverting buffer (UMW)

SN74LVC1G34 - Single buffer (UMW)

SN74L71 - AND-Gate R-S Master-Slave F-F (National Semiconductor)

SN74L74N - Dual D-Type Flip-Flop (ETC)

SN74LS00 - QUAD 2-INPUT NAND GATE (Motorola)

SN74LS00 - Quad 2-Input NAND Gate (ON Semiconductor)

SN74LS02 - QUAD 2-INPUT NOR GATE (Motorola)

SN74LS02 - QUAD 2-INPUT NOR GATE (ON Semiconductor)

SN74LS04 - Hex Inverter (ON Semiconductor)

SN74LS04 - HEX INVERTER (Motorola)

Full PDF Text Transcription

Click to expand full text

SN54LVTH125, SN74LVTH125 3.3ĆV ABT QUADRUPLE BUS BUFFERS WITH 3ĆSTATE OUTPUTS SCBS703I − AUGUST 1997 − REVISED OCTOBER 2003 D Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V VCC) D Support Unregulated Battery Operation Down to 2.7 V D Typical VOLP (Output Ground Bounce) <0.8 V at VCC = 3.3 V, TA = 25°C D Ioff and Power-Up 3-State Support Hot Insertion D Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors D Latch-Up Performance Exceeds 500 mA Per JESD 17 D ESD Protection Exceeds JESD 22 − 2000-V Human-Body Model (A114-A) − 200-V Machine Model (A115-A) SN54LVTH125 . . . J OR W PACKAGE SN74LVTH125 . . . D, DB, DGV, NS, OR PW PACKAGE (TOP VIEW) SN74LVTH125 . . . RGY PACKAGE (TOP VIEW) SN54LVTH125 . . .

Published: Dec 16, 2020 |