Datasheet4U Logo Datasheet4U.com

SN74SSTV32852-EP - 24-Bit To 48-Bit Registered Buffer

General Description

This 24-bit to 48-bit registered buffer is designed for 2.3-V to 2.7-V VCC operation.

All inputs are SSTL_2, except the LVCMOS reset (RESET) input.

All outputs are SSTL_2, Class II compatible.

Key Features

  • 1.
  • 2 Controlled Baseline.
  • One Assembly/Test Site, One Fabrication Site.
  • Extended Temperature Performance of.
  • 40°C to 85°C.
  • Enhanced Diminishing Manufacturing Sources (DMS) Support.
  • Enhanced Product-Change Notification.
  • Qualification Pedigree (1).
  • Member of the Texas Instruments Widebus™ Family.
  • 1-to-2 Outputs Support Stacked DDR DIMMs (1) Component qualification in accordance with JEDEC and industry standards to ensur.

📥 Download Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
www.ti.com SN74SSTV32852-EP 24-BIT TO 48-BIT REGISTERED BUFFER WITH SSTL_2 INPUTS AND OUTPUTS SCES700 – OCTOBER 2007 FEATURES 1 •2 Controlled Baseline – One Assembly/Test Site, One Fabrication Site • Extended Temperature Performance of –40°C to 85°C • Enhanced Diminishing Manufacturing Sources (DMS) Support • Enhanced Product-Change Notification • Qualification Pedigree (1) • Member of the Texas Instruments Widebus™ Family • 1-to-2 Outputs Support Stacked DDR DIMMs (1) Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range.