Download SN74SSTV32852 Datasheet PDF
SN74SSTV32852 page 2
Page 2
SN74SSTV32852 page 3
Page 3

SN74SSTV32852 Description

/ordering information This 24-bit to 48-bit registered buffer is designed for 2.3-V to 2.7-V VCC operation. All inputs are SSTL_2, except the LVCMOS reset (RESET) input. All outputs are SSTL_2, Class II patible.