Download SNJ54HC42FK Datasheet PDF
SNJ54HC42FK page 2
Page 2
SNJ54HC42FK page 3
Page 3

SNJ54HC42FK Description

/ordering information These decimal decoders consist of eight inverters and ten 4-input NAND gates. The inverters are connected in pairs to make BCD input data available for decoding by the NAND gates. Full decoding of valid input logic ensures that all inputs remain off for all invalid input conditions.