Datasheet4U Logo Datasheet4U.com

TFP401A - Digital Receiver

This page provides the datasheet information for the TFP401A, a member of the TFP401 Digital Receiver family.

Datasheet Summary

Description

The Texas Instruments TFP401 and TFP401A are TI PanelBus™ flat-panel display products, part of a comprehensive family of end-to-end DVI 1.0 compliant solutions.

Features

  • Supports pixel rates up to 165 MHz (including 1080p and WUXGA at 60 Hz).
  • Digital visual interface (DVI) specification compliant 1.
  • True-color, 24-bit/pixel, 16.7M colors at 1 or 2 pixels per clock.
  • Laser trimmed internal termination resistors for optimum fixed impedance matching.
  • Skew tolerant up to one pixel-clock cycle.
  • 4× oversampling.
  • Reduced power consumption.
  • 1.8-V core operation with 3.3-V I/Os and supplies 2.

📥 Download Datasheet

Datasheet preview – TFP401A

Datasheet Details

Part number TFP401A
Manufacturer Texas Instruments
File Size 2.10 MB
Description Digital Receiver
Datasheet download datasheet TFP401A Datasheet
Additional preview pages of the TFP401A datasheet.

📁 Similar Datasheet

  • TFP70N06 - N-Channel Power MOSFET (Tak Cheong Electronics)
  • TFP730 - N-Channel Power MOSFET (Tak Cheong Electronics)
  • TFP740 - N-Channel Power MOSFET (Tak Cheong Electronics)
  • TFP7N60 - N-Channel Power MOSFET (Tak Cheong Electronics)
  • TFP7N65 - N-Channel Power MOSFET (Tak Cheong Electronics)
  • TFPT0402 - Nickel Thin Film Linear Thermistors (Vishay)
  • TFPT0603 - Nickel Thin Film Linear Thermistors (Vishay)
  • TFPT0805 - Nickel Thin Film Linear Thermistors (Vishay)
  • TFPT1206 - Nickel Thin Film Linear Thermistors (Vishay)
Other Datasheets by Texas Instruments

Full PDF Text Transcription

Click to expand full text
TFP401, TFP401A SLDS120H – MARCH 2000 – REVISED MARCH 2022 TFP401x TI PanelBus™ Digital Receiver 1 Features • Supports pixel rates up to 165 MHz (including 1080p and WUXGA at 60 Hz) • Digital visual interface (DVI) specification compliant 1 • True-color, 24-bit/pixel, 16.7M colors at 1 or 2 pixels per clock • Laser trimmed internal termination resistors for optimum fixed impedance matching • Skew tolerant up to one pixel-clock cycle • 4× oversampling • Reduced power consumption – 1.8-V core operation with 3.3-V I/Os and supplies 2 • Reduced ground bounce using time-staggered pixel outputs • Low noise and good power dissipation using TI PowerPAD™ packaging • Advanced technology using TI 0.
Published: |