Download TI380C30 Datasheet PDF
TI380C30 page 2
Page 2
TI380C30 page 3
Page 3

TI380C30 Description

ADVANCE INFORMATION TI380C30 INTEGRATED TOKEN-RING MPROCESSOR AND PHYSICAL-LAYER INTERFACE SPWS016A NOVEMBER 1994 REVISED JULY 1995 D Single-Chip Token-Ring Solution D IBM™ Token-Ring Network™ patible D patible With ISO / IEC IEEE Std.

TI380C30 Key Features

  • 16- or 4-Mbps Data Rates
  • Supports up to 18-KByte Frame Size
  • Supports Universal and Local
  • Early Token-Release Option
  • Built-In Real-Time Error Detection
  • Automatic Frame-Buffer Management
  • 2- to 33-MHz System-Bus Clock
  • Slow-Clock Low-Power Mode