Datasheet4U Logo Datasheet4U.com

TLC551 - TIMER

General Description

The TLC551 is a monolithic timing circuit fabricated using the TI LinCMOS™process.

GND RESET can override TRIG, which can override THRES.

timer is fully compatible with CMOS, TTL, and MOS logic and operates at frequencies up to 2 MHz.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
TLC555 CMOS General Purpose Timer Chips Winner
TLC-MSMD010 PPTC Fuse BETTER
TLC-MSMD014 PPTC Fuse BETTER
TLC-MSMD020 PPTC Fuse BETTER
TLC-MSMD030 PPTC Fuse BETTER

Other Datasheets by Texas Instruments

Part Number Description
TLC5510 8-BIT HIGH-SPEED ANALOG-TO-DIGITAL CONVERTERS
TLC5510A 8-BIT HIGH-SPEED ANALOG-TO-DIGITAL CONVERTERS
TLC5510AI 8-BIT HIGH-SPEED ANALOG-TO-DIGITAL CONVERTERS
TLC5510I 8-BIT HIGH-SPEED ANALOG-TO-DIGITAL CONVERTERS
TLC551Y TIMER

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
TLC551, TLC551Y LinCMOS™ TIMERS SLFS044B – FEBRUARY 1984 – REVISED SEPTEMBER 1997 D Very Low Power Consumption 1 mW Typ at VDD = 5 V D Capable of Operation in Astable Mode D CMOS Output Capable of Swinging Rail to Rail D High Output-Current Capability D, DB, P, OR PW PACKAGE (TOP VIEW) GND TRIG OUT RESET 1 2 3 4 8 VDD 7 DISCH 6 THRES 5 CONT Sink 100 mA Typ Source 10 mA Typ functional block diagram D Output Fully Compatible With CMOS, TTL, and MOS D Low Supply Current Reduces Spikes During Output Transitions D Single-Supply Operation From 1 V to 15 V D Functionally Interchangeable With the NE555; Has Same Pinout CONT VDD 5 8 R 6 THRES R RESET 4 R1 R1 S 3 OUT D ESD Protection Exceeds 2000 V Per TRIG 2 MIL-STD-883C, Method 3015.