Datasheet4U Logo Datasheet4U.com

TPIC5323L - logic-level power DMOS array

Description

enhancement-mode DMOS transistors.

Features

  • integrated high-current zener diodes (ZCXa and ZCXb) to prevent gate damage in the event that an overstress condition occurs. These zener diodes also provide up to 4000 V of ESD protection when tested using the human-body model of a 100-pF capacitor in series with a 1.5-kΩ resistor. The TPIC5323L is offered in a standard 16-pin small-outline surface-mount (D) package and is characterized for operation over the case temperature of.
  • 40°C to 125°C. schematic DRAIN1 12, 13 GATE2 5 DRA.

📥 Download Datasheet

Datasheet preview – TPIC5323L

Datasheet Details

Part number TPIC5323L
Manufacturer Texas Instruments
File Size 237.13 KB
Description logic-level power DMOS array
Datasheet download datasheet TPIC5323L Datasheet
Additional preview pages of the TPIC5323L datasheet.

📁 Similar Datasheet

  • TPI - Tripolar protection (STMicroelectronics)
  • TPI-0805MH - Multilayer Ceramic SMD Varistor (ETC)
  • TPI-0805ML - Multilayer Ceramic SMD Varistor (ETC)
  • TPI-1206MH - Multilayer Ceramic SMD Varistor (ETC)
  • TPI-1812MH - Multilayer Ceramic SMD Varistor (ETC)
  • TPI-2220MH - Multilayer Ceramic SMD Varistor (ETC)
  • TPI0505S - 1W 3KVDC Isolation & Regulated Dual Output DC-DC Converters (TOPPOWER)
  • TPI0505S-2W - 2W 3KVDC Isolation & Regulated Dual Output DC-DC Converters (TOPPOWER)
  • TPI0509S - 1W 3KVDC Isolation & Regulated Dual Output DC-DC Converters (TOPPOWER)
  • TPI0509S-2W - 2W 3KVDC Isolation & Regulated Dual Output DC-DC Converters (TOPPOWER)
Other Datasheets by Texas Instruments

Full PDF Text Transcription

Click to expand full text
TPIC5323L 3-CHANNEL INDEPENDENT GATE-PROTECTED LOGIC-LEVEL POWER DMOS ARRAY SLIS044A – NOVEMBER 1994 – REVISED SEPTEMBER 1995 D Low rDS(on) . . . 0.6 Ω Typ D Voltage Output . . . 60 V D PACKAGE (TOP VIEW) D Input Protection Circuitry . . . 18 V D Pulsed Current . . . 3 A Per Channel D Extended ESD Capability . . . 4000 V D Direct Logic-Level Interface DRAIN2 DRAIN2 SOURCE2 SOURCE2 1 2 3 4 16 GATE1 15 SOURCE1 14 SOURCE1 13 DRAIN1 GATE2 5 12 DRAIN1 description DRAIN3 6 11 SOURCE3 The TPIC5323L is a monolithic gate-protected logic-level power DMOS array that consists of DRAIN3 7 GND 8 10 SOURCE3 9 GATE3 three electrically isolated independent N-channel enhancement-mode DMOS transistors.
Published: |