Datasheet4U Logo Datasheet4U.com

74ALVC32D - Quad 2-input OR gate

This page provides the datasheet information for the 74ALVC32D, a member of the 74ALVC32 Quad 2-input OR gate family.

Description

The 74ALVC32 is a quad 2-input OR gate.

Schmitt trigger action on all inputs makes the device tolerant of slow rise and fall times.

2.

Features

  • Wide supply voltage range from 1.65 V to 3.6 V.
  • 3.6 V tolerant inputs/outputs.
  • CMOS low power consumption.
  • Direct interface with TTL levels (2.7 V to 3.6 V).
  • Power-down mode.
  • Latch-up performance exceeds 250 mA.
  • Complies with JEDEC standards:.
  • JESD8-7 (1.65 V to 1.95 V).
  • JESD8-5 (2.3 V to 2.7 V).
  • JESD8B (2.7 V to 3.6 V).
  • ESD protection:.
  • HBM JESD22-A114E exceeds 2000 V.
  • MM JESD22.

📥 Download Datasheet

Datasheet preview – 74ALVC32D

Datasheet Details

Part number 74ALVC32D
Manufacturer nexperia
File Size 227.51 KB
Description Quad 2-input OR gate
Datasheet download datasheet 74ALVC32D Datasheet
Additional preview pages of the 74ALVC32D datasheet.

📁 Similar Datasheet

  • 74ALVC32 - Low Voltage Quad 2-Input OR Gate (Fairchild Semiconductor)
  • 74ALVC32 - Quad 2-input OR gate (NXP)
  • 74ALVC373 - Octal D-type transparent latch (NXP)
  • 74ALVC374 - Octal D-type flip-flop positive edge-trigger (NXP)
  • 74ALVC38 - Low Voltage Quad 2-Input NAND Gate (Fairchild Semiconductor)
  • 74ALVC00 - Low Voltage Quad 2-Input NAND Gate (Fairchild Semiconductor)
  • 74ALVC00 - Low Voltage Quad 2-Input NAND Gate (ON Semiconductor)
  • 74ALVC02 - Quad 2-input NOR gate (NXP)
  • 74ALVC04 - Hex inverter (Philips)
  • 74ALVC08 - Low Voltage Quad 2-Input AND Gate (Fairchild Semiconductor)
Other Datasheets by nexperia

Full PDF Text Transcription

Click to expand full text
74ALVC32 Quad 2-input OR gate Rev. 5 — 30 April 2021 Product data sheet 1. General description The 74ALVC32 is a quad 2-input OR gate. Schmitt trigger action on all inputs makes the device tolerant of slow rise and fall times. 2. Features and benefits • Wide supply voltage range from 1.65 V to 3.6 V • 3.6 V tolerant inputs/outputs • CMOS low power consumption • Direct interface with TTL levels (2.7 V to 3.6 V) • Power-down mode • Latch-up performance exceeds 250 mA • Complies with JEDEC standards: • JESD8-7 (1.65 V to 1.95 V) • JESD8-5 (2.3 V to 2.7 V) • JESD8B (2.7 V to 3.6 V) • ESD protection: • HBM JESD22-A114E exceeds 2000 V • MM JESD22-A115-A exceeds 200 V • Multiple package options • Specified from -40 °C to +85 °C 3. Ordering information Table 1.
Published: |