Datasheet4U Logo Datasheet4U.com

74ALVT162821 - 20-bit bus interface D-type flip-flop

General Description

The device can be used as two 10-bit flip-flops or one 20-bit flip-flop.

Key Features

  • Wide supply voltage range from 2.3 V to 3.6 V.
  • Overvoltage tolerant inputs to 5.5 V.
  • BiCMOS high speed and output drive.
  • Outputs include series resistance of 30 Ω making external termination resistors unnecessary.
  • No bus current loading when output is tied to 5 V bus.
  • Direct interface with TTL levels.
  • IOFF circuitry provides partial Power-down mode operation.
  • 20-bit positive-edge triggered register.
  • 5 V I/O compati.

📥 Download Datasheet

Datasheet Details

Part number 74ALVT162821
Manufacturer Nexperia
File Size 256.50 KB
Description 20-bit bus interface D-type flip-flop
Datasheet download datasheet 74ALVT162821 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74ALVT162821 20-bit bus-interface D-type flip-flop NXP
74ALVT162823 18-bit bus-interface D-type flip-flop Philips
74ALVT162827 20-bit buffer/line driver NXP
74ALVT162240 16-bit inverting buffer/driver NXP
74ALVT162241 2.5V/3.3V 16-bit buffer/driver NXP

Other Datasheets by Nexperia

Part Number Description
74ALVT162823 18-bit bus-interface D-type flip-flop
74ALVT162827 20-bit buffer/line driver
74ALVT162245 16-bit transceiver
74ALVT16244 16-bit buffer/line driver
74ALVT16373 16-bit transparent D-type latch

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
74ALVT162821 20-bit bus interface D-type flip-flop; positive-edge trigger with 30 Ω termination resistors; 3-state Rev. 5 — 19 October 2020 Product data sheet 1. General description The 74ALVT162821 is a 20-bit positive-edge triggered D-type flip-flop with 30 Ω termination resistors and 3-state outputs The device can be used as two 10-bit flip-flops or one 20-bit flip-flop. The device features two clocks (1CP and 2CP) and two output enables (1OE and 2OE), each controlling 10-bits. The flip-flops will store the state of their individual D-inputs that meet the set-up and hold time requirements on the LOW-to-HIGH clock (nCP) transition. A HIGH on nOE causes the outputs to assume a high-impedance OFF-state. Operation of the nOE input does not affect the state of the flip-flops.