Datasheet4U.com

74AUP1G132 - Low-power 2-input NAND Schmitt trigger

Product Overview

nexperia

📥 Download Datasheet

74AUP1G132 Low-power 2-input NAND Schmitt trigger by nexperia - Datasheet Preview — Datasheet preview – 74AUP1G132

Datasheet Details

Part number	74AUP1G132
Manufacturer	nexperia
File Size	281.43 KB
Description	Low-power 2-input NAND Schmitt trigger
Datasheet	74AUP1G132 Datasheet
Additional preview pages of the 74AUP1G132 datasheet.

Product details

Description

The 74AUP1G132 is a single 2-input NAND gate with Schmitt-trigger inputs.

Features

Wide supply voltage range from 0.8 V to 3.6 V.
CMOS low power dissipation.
High noise immunity.
Overvoltage tolerant inputs to 3.6 V.
Low static power consumption; ICC = 0.9 μA (maximum).
Latch-up performance exceeds 100 mA per JESD 78 Class II.
Low noise overshoot and undershoot < 10 % of VCC.
IOFF circuitry provides partial Power-down mode operation.
Complies with JEDEC standards:.
JESD8-12 (0.8 V to 1.3.

📁 Similar Datasheet

74AUP1G11 - Low-power 3-input AND gate (NXP)
74AUP1G125 - Low-power buffer/line driver (NXP Semiconductors)
74AUP1G126 - Low-Power buffer/line driver (NXP)
74AUP1G14 - Low-power Schmitt-trigger inverter (NXP)
74AUP1G17 - Low-power Schmitt-trigger buffer (NXP)
74AUP1G175 - Low Power D-Type Flip-Flop (NXP)
74AUP1G00 - Low-power 2-input NAND gate (NXP Semiconductors)
74AUP1G02 - Low-power 2-input NOR gate (NXP)

Other Datasheets by nexperia

74AUP1G132-Q100 - Low-power 2-input NAND Schmitt trigger
74AUP1G125-Q100 - Low-power buffer/line driver
74AUP1G157 - Low-power 2-input multiplexer
74AUP1G157-Q100 - Low-power 2-input multiplexer
74AUP1G158 - Low-power 2-input multiplexer
74AUP1G16 - Low-power buffer

Published: Jul 23, 2019 |