Datasheet4U Logo Datasheet4U.com

74AUP1T34-Q100 - Low-power dual supply translating buffer

Description

The 74AUP1T34-Q100 is a single dual supply translating buffer.

Input A is referenced to VCC(A) and output Y is referenced to VCC(Y).

Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times.

Features

  • Automotive product qualification in accordance with AEC-Q100 (Grade 1).
  • Specified from -40 °C to +85 °C and -40 °C to +125 °C.
  • Wide supply voltage range from 1.1 V to 3.6 V.
  • CMOS low power dissipation.
  • High noise immunity.
  • Complies with JEDEC standards:.
  • JESD8-7 (1.2 V to 1.95 V).
  • JESD8-5 (1.8 V to 2.7 V).
  • JESD8-B (2.7 V to 3.6 V).
  • ESD protection:.
  • MIL-STD-883, method 3015 Class 3A. Exceeds 5000 V.

📥 Download Datasheet

Datasheet preview – 74AUP1T34-Q100

Datasheet Details

Part number 74AUP1T34-Q100
Manufacturer nexperia
File Size 275.13 KB
Description Low-power dual supply translating buffer
Datasheet download datasheet 74AUP1T34-Q100 Datasheet
Additional preview pages of the 74AUP1T34-Q100 datasheet.

📁 Similar Datasheet

  • 74AUP1T57 - Low-power Configurable Gate (NXP)
  • 74AUP1T58 - Low-power Configurable Gate (NXP)
  • 74AUP1T97 - Low Power Configurable Gate (Fairchild Semiconductor)
  • 74AUP1G00 - Low-power 2-input NAND gate (NXP Semiconductors)
  • 74AUP1G00 - SINGLE 2 INPUT POSITIVE NAND GATE (Diodes)
  • 74AUP1G02 - Low-power 2-input NOR gate (NXP)
  • 74AUP1G02 - SINGLE 2 INPUT POSITIVE NOR GATE (Diodes)
  • 74AUP1G04 - Low-power inverter (NXP Semiconductors)
  • 74AUP1G04 - Low power single inverter gate (STMicroelectronics)
  • 74AUP1G04 - SINGLE INVERTER GATE (Diodes)
Other Datasheets by nexperia

Full PDF Text Transcription

Click to expand full text
74AUP1T34-Q100 Low-power dual supply translating buffer Rev. 4 — 25 January 2022 Product data sheet 1. General description The 74AUP1T34-Q100 is a single dual supply translating buffer. Input A is referenced to VCC(A) and output Y is referenced to VCC(Y). Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times. This device ensures very low static and dynamic power consumption across the entire VCC range from 1.1 V to 3.6 V. This device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down.
Published: |