Datasheet4U Logo Datasheet4U.com

74HC11 - Triple 3-input AND gate

Datasheet Summary

Description

The 74HC11; 74HCT11 is a triple 3-input AND gate.

Inputs include clamp diodes.

This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC.

Features

  • Wide supply voltage range from 2.0 to 6.0 V.
  • CMOS low power dissipation.
  • High noise immunity.
  • Latch-up performance exceeds 100 mA per JESD 78 Class II Level B.
  • Input levels:.
  • For 74HC11: CMOS level.
  • For 74HCT11: TTL level.
  • Complies with JEDEC standards:.
  • JESD8C (2.7 V to 3.6 V).
  • JESD7A (2.0 V to 6.0 V).
  • ESD protection:.
  • HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V.
  • CDM: ANS.

📥 Download Datasheet

Datasheet preview – 74HC11

Datasheet Details

Part number 74HC11
Manufacturer nexperia
File Size 228.83 KB
Description Triple 3-input AND gate
Datasheet download datasheet 74HC11 Datasheet
Additional preview pages of the 74HC11 datasheet.

📁 Similar Datasheet

  • 74HC11 - Triple 3-input AND gate (Philips)
  • 74HC11 - Triple 3-Input AND Gate (Texas Instruments)
  • 74HC11 - Triple 3-input AND gate (NXP)
  • 74HC112 - Dual JK flip-flop (Philips)
  • 74HC112 - Dual J-K Negative-Edge-Triggered Flip-Flops (Texas Instruments)
  • 74HC114 - Dual J-K Flip-Flops (Hitachi)
  • 74HC10 - Triple 3-input NAND gate (Philips)
  • 74HC10 - Triple 3-Input NAND Gates (Texas Instruments)
  • 74HC107 - Dual JK flip-flop (Philips)
  • 74HC109 - Dual J-K Positive-Edge-Triggered Flip-Flops (Texas Instruments)
Other Datasheets by nexperia

Full PDF Text Transcription

Click to expand full text
74HC11; 74HCT11 Triple 3-input AND gate Rev. 9 — 21 February 2024 Product data sheet 1. General description The 74HC11; 74HCT11 is a triple 3-input AND gate. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC. 2. Features and benefits • Wide supply voltage range from 2.0 to 6.0 V • CMOS low power dissipation • High noise immunity • Latch-up performance exceeds 100 mA per JESD 78 Class II Level B • Input levels: • For 74HC11: CMOS level • For 74HCT11: TTL level • Complies with JEDEC standards: • JESD8C (2.7 V to 3.6 V) • JESD7A (2.0 V to 6.
Published: |