Datasheet4U Logo Datasheet4U.com

74HC390 - Dual decade ripple counter

Datasheet Summary

Description

The 74HC390; 74HCT390 is a dual 4-bit decade ripple counter divided into four separately clocked sections.

The counters have two divide-by-2 sections and two divide-by-5 sections.

Features

  • Input levels:.
  • For 74HC390: CMOS level.
  • For 74HCT390: TTL level.
  • Two BCD decade or bi-quinary counters.
  • One device can be configured to divide-by-2, 4, 5, 10, 20, 25, 50 or 100.
  • Two master reset inputs to clear each decade counter individually.
  • Supply voltage range from 4.5 V to 5.5 V.
  • High noise immunity.
  • Latch-up performance exceeds 100 mA per JESD 78 Class II Level B.
  • Complies with JEDEC standard JESD7A.

📥 Download Datasheet

Datasheet preview – 74HC390

Datasheet Details

Part number 74HC390
Manufacturer nexperia
File Size 253.04 KB
Description Dual decade ripple counter
Datasheet download datasheet 74HC390 Datasheet
Additional preview pages of the 74HC390 datasheet.

📁 Similar Datasheet

  • 74HC390 - Dual decade ripple counter (Philips)
  • 74HC390 - Dual Decade Ripple Counter (Texas Instruments)
  • 74HC393 - Dual 4-Stage Binary Ripple Counter (ON Semiconductor)
  • 74HC393 - Dual 4-Stage Binary Counter (Texas Instruments)
  • 74HC393D - Dual Binary Counter (Toshiba)
  • 74HC30 - 8-Input NAND Gate (Texas Instruments)
  • 74HC30 - 8-input NAND gate (NXP)
  • 74HC30-Q100 - 8-input NAND gate (NXP)
  • 74HC32 - Quad 2-Input OR Gate (Texas Instruments)
  • 74HC32 - Quad 2-input OR gate (NXP)
Other Datasheets by nexperia

Full PDF Text Transcription

Click to expand full text
74HC390; 74HCT390 Dual decade ripple counter Rev. 5 — 18 October 2021 Product data sheet 1. General description The 74HC390; 74HCT390 is a dual 4-bit decade ripple counter divided into four separately clocked sections. The counters have two divide-by-2 sections and two divide-by-5 sections. These sections share an asynchronous master reset input (nMR) and can be used in a BCD decade or bi-quinary configuration. If master reset inputs (1MR and 2MR) are used to simultaneously clear all 8 bits of the counter, a number of counting configurations are possible within one package. The separate clocks (nCP0 and nCP1) of each section allow ripple counter or frequency division applications of divide-by-2, 4, 5, 10, 20, 25, 50 or 100.
Published: |