Datasheet4U Logo Datasheet4U.com

74HC4017 - Johnson decade counter

Datasheet Summary

Description

The 74HC4017; 74HCT4017 is a 5-stage Johnson decade counter with 10 decoded outputs (Q0 to Q9), an output from the most significant flip-flop (Q5-9), two clock inputs (CP0 and CP1) and an overriding asynchronous master reset input (MR).

Features

  • Wide supply voltage range from 2.0 V to 6.0 V.
  • CMOS low power dissipation.
  • High noise immunity.
  • Latch-up performance exceeds 100 mA per JESD 78 Class II Level B.
  • Complies with JEDEC standards:.
  • JESD8C (2.7 V to 3.6 V).
  • JESD7A (2.0 V to 6.0 V).
  • Input levels:.
  • For 74HC4017: CMOS level.
  • For 74HCT4017: TTL level.
  • ESD protection:.
  • HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V.
  • CD.

📥 Download Datasheet

Datasheet preview – 74HC4017

Datasheet Details

Part number 74HC4017
Manufacturer nexperia
File Size 310.94 KB
Description Johnson decade counter
Datasheet download datasheet 74HC4017 Datasheet
Additional preview pages of the 74HC4017 datasheet.

📁 Similar Datasheet

  • 74HC4017 - Johnson decade counter (NXP)
  • 74HC4017 - Decade Counter/Divider (Texas Instruments)
  • 74HC40102 - 8-bit synchronous BCD down counter (Philips)
  • 74HC40103 - 8-bit synchronous binary down counter (NXP)
  • 74HC40104 - 4-bit bidirectional universal shift register (Philips)
  • 74HC40105 - 4-bit x 16-word FIFO register (NXP)
  • 74HC4015 - Dual 4-bit serial-in/parallel-out shift register (Philips)
  • 74HC4016 - Quad bilateral switches (Philips)
  • 74HC4002 - Dual 4-input NOR gate (NXP)
  • 74HC4002-Q100 - Dual 4-input NOR gate (NXP)
Other Datasheets by nexperia

Full PDF Text Transcription

Click to expand full text
74HC4017; 74HCT4017 Johnson decade counter with 10 decoded outputs Rev. 8 — 27 March 2024 Product data sheet 1. General description The 74HC4017; 74HCT4017 is a 5-stage Johnson decade counter with 10 decoded outputs (Q0 to Q9), an output from the most significant flip-flop (Q5-9), two clock inputs (CP0 and CP1) and an overriding asynchronous master reset input (MR). The counter is advanced by either a LOW-to-HIGH transition at CP0 while CP1 is LOW or a HIGH-to-LOW transition at CP1 while CP0 is HIGH. When cascading counters, the Q5-9 output, which is LOW while the counter is in states 5, 6, 7, 8 and 9, can be used to drive the CP0 input of the next counter. A HIGH on MR resets the counter to zero (Q0 = Q5-9 = HIGH; Q1 to Q9 = LOW) independent of the clock inputs (CP0 and CP1).
Published: |