Datasheet4U Logo Datasheet4U.com

74HC4514 - 4-to-16 line decoder/demultiplexer

General Description

The 74HC4514; 74HCT4514 is a 4-to-16 line decoder/demultiplexer having four binary weighted address inputs (A0 to A3), with latches, a latch enable input (LE), an enable input (E) and 16 outputs (Q0 to Q15).

When LE is HIGH, the selected output is determined by the data on An.

Key Features

  • Wide supply voltage range from 2.0 to 6.0 V.
  • CMOS low power dissipation.
  • High noise immunity.
  • Input levels:.
  • For 74HC4514: CMOS level.
  • For 74HCT4514: TTL level.
  • 16-line demultiplexing capability.
  • Decodes 4 binary-coded inputs into 16 mutually-exclusive outputs.
  • Latch-up performance exceeds 100 mA per JESD 78 Class II Level B.
  • Complies with JEDEC standards.
  • JESD8C (2.7 V to 3.6 V).
  • JESD7A.

📥 Download Datasheet

Datasheet Details

Part number 74HC4514
Manufacturer Nexperia
File Size 271.90 KB
Description 4-to-16 line decoder/demultiplexer
Datasheet download datasheet 74HC4514 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74HC4514 4-to-16 line decoder/demultiplexer NXP Semiconductors
74HC4510 BCD up/down counter Philips
74HC4510 BCD up/down counter NXP Semiconductors
74HC4511 BCD to 7-segment latch/decoder/driver NXP Semiconductors
74HC4515 4-to-16 line decoder/demultiplexer NXP Semiconductors

Other Datasheets by Nexperia

Part Number Description
74HC4514D 4-to-16 line decoder/demultiplexer
74HC4511 BCD to 7-segment latch/decoder/driver
74HC4511D BCD to 7-segment latch/decoder/driver
74HC4515 4-to-16 line decoder/demultiplexer
74HC4515D 4-to-16 line decoder/demultiplexer

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
74HC4514; 74HCT4514 4-to-16 line decoder/demultiplexer with input latches Rev. 4 — 15 July 2021 Product data sheet 1. General description The 74HC4514; 74HCT4514 is a 4-to-16 line decoder/demultiplexer having four binary weighted address inputs (A0 to A3), with latches, a latch enable input (LE), an enable input (E) and 16 outputs (Q0 to Q15). When LE is HIGH, the selected output is determined by the data on An. When LE goes LOW, the last data present at An are stored in the latches and the outputs remain stable. When E is LOW, the selected output, determined by the contents of the latch, is HIGH. At E HIGH, all outputs are LOW. The enable input E does not affect the state of the latch. When the device is used as a demultiplexer, E is the data input and A0 to A3 are the address inputs.