Datasheet4U Logo Datasheet4U.com

74HC4515 - 4-to-16 line decoder/demultiplexer

General Description

The 74HC4515 is a 4-to-16 line decoder/demultiplexer having four binary weighted address inputs (A0 to A3) with latches, a latch enable input (LE), an enable input (E) and 16 inverting outputs (Q0, to Q15).

When LE is HIGH, the selected output is determined by the data on An.

Key Features

  • Inverting outputs.
  • CMOS input levels.
  • 16-line demultiplexing capability.
  • Decodes 4 binary-coded inputs into 16 mutually-exclusive outputs.
  • Complies with JEDEC standard no. 7 A.
  • ESD protection:.
  • HBM JESD22-A114F exceeds 2000 V.
  • MM JESD22-A115-A exceeds 200 V.
  • Specified from -40 °C to +85 °C and -40 °C to +125 °C 3.

📥 Download Datasheet

Datasheet Details

Part number 74HC4515
Manufacturer Nexperia
File Size 200.95 KB
Description 4-to-16 line decoder/demultiplexer
Datasheet download datasheet 74HC4515 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74HC4515 4-to-16 line decoder/demultiplexer NXP Semiconductors
74HC4510 BCD up/down counter Philips
74HC4510 BCD up/down counter NXP Semiconductors
74HC4511 BCD to 7-segment latch/decoder/driver NXP Semiconductors
74HC4514 4-to-16 line decoder/demultiplexer NXP Semiconductors

Other Datasheets by Nexperia

Part Number Description
74HC4515D 4-to-16 line decoder/demultiplexer
74HC4511 BCD to 7-segment latch/decoder/driver
74HC4511D BCD to 7-segment latch/decoder/driver
74HC4514 4-to-16 line decoder/demultiplexer
74HC4514D 4-to-16 line decoder/demultiplexer

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
74HC4515 4-to-16 line decoder/demultiplexer with input latches; inverting Rev. 3 — 2 July 2018 Product data sheet 1 General description The 74HC4515 is a 4-to-16 line decoder/demultiplexer having four binary weighted address inputs (A0 to A3) with latches, a latch enable input (LE), an enable input (E) and 16 inverting outputs (Q0, to Q15). When LE is HIGH, the selected output is determined by the data on An. When LE goes LOW, the last data present at An are stored in the latches and the outputs remain stable. When E is LOW, the selected output, determined by the contents of the latch, is LOW. When E is HIGH, all outputs are HIGH. The enable input E does not affect the state of the latch.