74HCT107-Q100 Datasheet Dual Jk Flip-flop

Manufacturer: Nexperia

Overview: 74HC107-Q100; 74HCT107-Q100 Dual JK flip-flop with reset; negative-edge trigger Rev. 3 — 7 July 2021 Product data sheet 1.

This datasheet includes multiple variants, all published together in a single manufacturer document.

Datasheet Details

Part number	74HCT107-Q100
Manufacturer	Nexperia
File Size	254.58 KB
Description	Dual JK flip-flop
Datasheet	74HCT107-Q100 74HC107-Q100 Datasheet (PDF)

General Description

The 74HC107-Q100;

74HCT107-Q100 is a dual negative edge triggered JK flip-flop featuring individual J and K inputs, clock (CP) and reset (R) inputs and complementary Q and Q outputs.

The reset is an asynchronous active LOW input and operates independently of the clock input.

Key Features

Automotive product qualification in accordance with AEC-Q100 (Grade 1).
Specified from -40 °C to +85 °C and from -40 °C to +125 °C.
Wide supply voltage range from 2.0 V to 6.0 V.
CMOS low power dissipation.
High noise immunity.
Latch-up performance exceeds 100 mA per JESD 78 Class II Level B.
Complies with JEDEC standards:.
JESD8C (2.7 V to 3.6 V).
JESD7A (2.0 V to 6.0 V).
Input levels:.
For 74HC1.

74HCT107-Q100 Distributor

More Datasheets from Nexperia

Part Number	Description
74HCT107	Dual JK flip-flop
74HCT107D	Dual JK flip-flop
74HCT10	Triple 3-input NAND gate
74HCT10-Q100	Triple 3-input NAND gate
74HCT109	Dual JK flip-flop
74HCT109-Q100	Dual JK flip-flop
74HCT109D	Dual JK flip-flop
74HCT10D	Triple 3-input NAND gate
74HCT10DB	Triple 3-input NAND gate
74HCT10PW	Triple 3-input NAND gate