Datasheet4U Logo Datasheet4U.com

74HCT1G00GZ - 2-input NAND gate

This page provides the datasheet information for the 74HCT1G00GZ, a member of the 74HC1G00 2-input NAND gate family.

Datasheet Summary

Description

The 74HC1G00; 74HCT1G00 is a single 2-input NAND gate.

Inputs include clamp diodes .

This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC.

Features

  • Wide supply voltage range from 2.0 V to 6.0 V.
  • CMOS low power dissipation.
  • Input levels:.
  • For 74HC1G00: CMOS level.
  • For 74HCT1G00: TTL level.
  • Symmetrical output impedance.
  • High noise immunity.
  • Latch-up performance exceeds 100 mA per JESD78 Class II Level B.
  • Balanced propagation delays.
  • Complies with JEDEC standards:.
  • JESD8C (2.7 V to 3.6 V).
  • JESD7A (2.0 V to 6.0 V).
  • ESD protectio.

📥 Download Datasheet

Datasheet preview – 74HCT1G00GZ

Datasheet Details

Part number 74HCT1G00GZ
Manufacturer nexperia
File Size 226.53 KB
Description 2-input NAND gate
Datasheet download datasheet 74HCT1G00GZ Datasheet
Additional preview pages of the 74HCT1G00GZ datasheet.

📁 Similar Datasheet

Other Datasheets by nexperia

Full PDF Text Transcription

Click to expand full text
74HC1G00; 74HCT1G00 2-input NAND gate Rev. 8 — 20 June 2024 Product data sheet 1. General description The 74HC1G00; 74HCT1G00 is a single 2-input NAND gate. Inputs include clamp diodes . This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC. 2. Features and benefits • Wide supply voltage range from 2.0 V to 6.0 V • CMOS low power dissipation • Input levels: • For 74HC1G00: CMOS level • For 74HCT1G00: TTL level • Symmetrical output impedance • High noise immunity • Latch-up performance exceeds 100 mA per JESD78 Class II Level B • Balanced propagation delays • Complies with JEDEC standards: • JESD8C (2.7 V to 3.6 V) • JESD7A (2.0 V to 6.
Published: |