Datasheet4U Logo Datasheet4U.com

74LV00BQ - Quad 2-input NAND gate

Download the 74LV00BQ datasheet PDF. This datasheet also covers the 74LV00 variant, as both devices belong to the same quad 2-input nand gate family and are provided as variant models within a single manufacturer datasheet.

General Description

The 74LV00 is a quad 2-input NAND gate.

Inputs include clamp diodes.

This enables the use of current limiting resistors to interface inputs to voltages in excess VCC.

Key Features

  • Wide supply voltage range from 1.0 to 5.5 V.
  • CMOS low power dissipation.
  • Latch-up performance exceeds 100 mA per JESD 78 Class II Level B.
  • Optimized for low voltage.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (74LV00-nexperia.pdf) that lists specifications for multiple related part numbers.

Datasheet Details

Part number 74LV00BQ
Manufacturer Nexperia
File Size 233.89 KB
Description Quad 2-input NAND gate
Datasheet download datasheet 74LV00BQ Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74LV00 Quad 2-input NAND gate Philips
74LV00A QUADRUPLE 2-INPUT NAND GATES Diodes
74LV00AS14 QUADRUPLE 2-INPUT NAND GATES Diodes
74LV00AT14 QUADRUPLE 2-INPUT NAND GATES Diodes
74LV02 Quad 2-input NOR gate Philips

Other Datasheets by Nexperia

Part Number Description
74LV00 Quad 2-input NAND gate
74LV00A Quad 2-input NAND gate
74LV00APW Quad 2-input NAND gate
74LV00D Quad 2-input NAND gate
74LV02 Quad 2-input NOR gate

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
74LV00 Quad 2-input NAND gate Rev. 6 — 22 January 2024 Product data sheet 1. General description The 74LV00 is a quad 2-input NAND gate. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess VCC. 2. Features and benefits • Wide supply voltage range from 1.0 to 5.5 V • CMOS low power dissipation • Latch-up performance exceeds 100 mA per JESD 78 Class II Level B • Optimized for low voltage applications: 1.0 V to 3.6 V • Accepts TTL input levels between VCC = 2.7 V and VCC = 3.6 V • Typical output ground bounce < 0.8 V at VCC = 3.3 V and Tamb = 25 °C • Typical HIGH-level output voltage (VOH) undershoot: > 2 V at VCC = 3.3 V and Tamb = 25 °C • Complies with JEDEC standards: • JESD8-7 (1.65 V to 1.95 V) • JESD8-5 (2.