Datasheet4U Logo Datasheet4U.com

74LV4060D - 14-stage binary ripple counter

Download the 74LV4060D datasheet PDF. This datasheet also covers the 74LV4060 variant, as both devices belong to the same 14-stage binary ripple counter family and are provided as variant models within a single manufacturer datasheet.

General Description

The 74LV4060 is a 14-stage ripple-carry counter/divider and oscillator with three oscillator terminals (RS, RTC and CTC), ten buffered parallel outputs (Q3 to Q9 and Q11 to Q13) and an overriding asynchronous master reset (MR).

Key Features

  • Wide supply voltage range from 1.0 V to 5.5 V.
  • Optimized for low voltage.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (74LV4060-nexperia.pdf) that lists specifications for multiple related part numbers.

Datasheet Details

Part number 74LV4060D
Manufacturer Nexperia
File Size 282.19 KB
Description 14-stage binary ripple counter
Datasheet download datasheet 74LV4060D Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74LV4060 14-stage binary ripple counter Philips
74LV4066 Quad bilateral switches Philips
74LV4067 16-channel analog multiplexer/demultiplexer NXP
74LV4040 12-stage binary ripple counter Philips
74LV4051 8-channel analog multiplexer/demultiplexer Philips

Other Datasheets by Nexperia

Part Number Description
74LV4060 14-stage binary ripple counter
74LV4060-Q100 14-stage binary ripple counter
74LV4066 Quad bilateral switches
74LV4066D Quad bilateral switches
74LV4051 8-channel analog multiplexer/demultiplexer

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
74LV4060 14-stage binary ripple counter with oscillator Rev. 5 — 24 March 2021 Product data sheet 1. General description The 74LV4060 is a 14-stage ripple-carry counter/divider and oscillator with three oscillator terminals (RS, RTC and CTC), ten buffered parallel outputs (Q3 to Q9 and Q11 to Q13) and an overriding asynchronous master reset (MR). The oscillator configuration allows design of either RC or crystal oscillator circuits. The oscillator may be replaced by an external clock signal at input RS. In this case, keep the oscillator pins (RTC and CTC) floating. The counter advances on the HIGH-to-LOW transition of RS. A HIGH level on MR clears all counter stages and forces all outputs LOW, independent of the other input conditions. Inputs include clamp diodes.