74LV86PW Datasheet PDF (Quad 2-input exclusive-OR gate)

74LV86PW - Quad 2-input exclusive-OR gate

This page provides the datasheet information for the 74LV86PW, a member of the 74LV86 Quad 2-input exclusive-OR gate family.

Description

The 74LV86 is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC86 and 74HCT86.

The 74LV86 provides a quad 2-input exclusive-OR function.

Features

s Wide operating voltage: 1.0 V to 5.5 V s Optimized for low voltage.

Datasheet Details

Part number	74LV86PW
Manufacturer	nexperia
File Size	85.74 KB
Description	Quad 2-input exclusive-OR gate
Datasheet	74LV86PW Datasheet
Additional preview pages of the 74LV86PW datasheet.

📁 Similar Datasheet

74LV86 - Quad 2-input EXCLUSIVE-OR gate (Philips)

74LV86A - QUADRUPLE 2-INPUT EXCULSIVE OR GATES (Diodes)

74LV00 - Quad 2-input NAND gate (Philips)

74LV00A - QUADRUPLE 2-INPUT NAND GATES (Diodes)

74LV00AS14 - QUADRUPLE 2-INPUT NAND GATES (Diodes)

74LV00AT14 - QUADRUPLE 2-INPUT NAND GATES (Diodes)

74LV02 - Quad 2-input NOR gate (Philips)

74LV03 - Quad 2-input NAND gate (Philips)

74LV04 - Hex inverter (Philips)

74LV04A - HEX INVERTERS (Diodes)

Full PDF Text Transcription

Click to expand full text

74LV86 Quad 2-input exclusive-OR gate Rev. 03 — 27 November 2007 Product data sheet 1. General description The 74LV86 is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC86 and 74HCT86. The 74LV86 provides a quad 2-input exclusive-OR function. 2. Features s Wide operating voltage: 1.0 V to 5.5 V s Optimized for low voltage applications: 1.0 V to 3.6 V s Accepts TTL input levels between VCC = 2.7 V and VCC = 3.6 V s Typical output ground bounce < 0.8 V at VCC = 3.3 V and Tamb = 25 °C s Typical HIGH-level output voltage (VOH) undershoot: > 2 V at VCC = 3.3 V and Tamb = 25 °C s ESD protection: x HBM JESD22-A114E exceeds 2000 V x MM JESD22-A115-A exceeds 200 V s Multiple package options s Speciﬁed from −40 °C to +85 °C and from −40 °C to +125 °C 3.

Published: Dec 27, 2020 |