Datasheet4U Logo Datasheet4U.com

74LVC10A - Triple 3-input NAND gate

General Description

The 74LVC10A provides three 3-input NAND functions.

Inputs can be driven from either 3.3 V or 5 V devices.

This feature allows the use of these devices as translators in mixed 3.3 V and 5 V applications.

Key Features

  • Wide supply voltage range from 1.2 V to 3.6 V.
  • Inputs accept voltages up to 5.5 V.
  • CMOS low power consumption.
  • Direct interface with TTL levels.
  • Latch-up performance exceeds 250 mA.
  • Complies with JEDEC standard:.
  • JESD8-7A (1.65 V to 1.95 V).
  • JESD8-5A (2.3 V to 2.7 V).
  • JESD8-C/JESD36 (2.7 V to 3.6 V).
  • ESD protection:.
  • HBM JESD22-A114F exceeds 2000 V.
  • MM JESD22-A115-B exceeds 200 V.

📥 Download Datasheet

Datasheet Details

Part number 74LVC10A
Manufacturer Nexperia
File Size 228.52 KB
Description Triple 3-input NAND gate
Datasheet download datasheet 74LVC10A Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
74LVC10A Triple 3-input NAND gate Rev. 6 — 15 April 2021 Product data sheet 1. General description The 74LVC10A provides three 3-input NAND functions. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V applications. 2. Features and benefits • Wide supply voltage range from 1.2 V to 3.6 V • Inputs accept voltages up to 5.5 V • CMOS low power consumption • Direct interface with TTL levels • Latch-up performance exceeds 250 mA • Complies with JEDEC standard: • JESD8-7A (1.65 V to 1.95 V) • JESD8-5A (2.3 V to 2.7 V) • JESD8-C/JESD36 (2.7 V to 3.