Datasheet4U Logo Datasheet4U.com

74LVC1G175-Q100 - Single D-type flip-flop

Description

The 74LVC1G175-Q100 is a low-power, low-voltage single positive edge triggered D-type flip-flop with individual data (D) input, clock (CP) input, master reset (MR) input, and Q output.

The master reset (MR) is an asynchronous active LOW input and operates independently of the clock input.

Features

  • Automotive product qualification in accordance with AEC-Q100 (Grade 1).
  • Specified from -40 °C to +85 °C and from -40 °C to +125 °C.
  • Wide supply voltage range from 1.65 V to 5.5 V.
  • High noise immunity.
  • Overvoltage tolerant inputs to 5.5 V.
  • ±24 mA output drive (VCC = 3.0 V).
  • CMOS low power dissipation.
  • Direct interface with TTL levels.
  • IOFF circuitry provides partial Power-down mode operation.
  • Latch-up perfo.

📥 Download Datasheet

Datasheet preview – 74LVC1G175-Q100

Datasheet Details

Part number 74LVC1G175-Q100
Manufacturer nexperia
File Size 229.60 KB
Description Single D-type flip-flop
Datasheet download datasheet 74LVC1G175-Q100 Datasheet
Additional preview pages of the 74LVC1G175-Q100 datasheet.

📁 Similar Datasheet

  • 74LVC1G175-Q100 - Single D-type flip-flop (NXP)
  • 74LVC1G175 - Single D-type flip-flop (NXP Semiconductors)
  • 74LVC1G17 - Single Schmitt-trigger buffer (NXP)
  • 74LVC1G17 - SINGLE SCHMITT-TRIGGER BUFFER (Diodes)
  • 74LVC1G10 - SINGLE 3 INPUT POSITIVE NAND GATE (Diodes)
  • 74LVC1G11 - Single 3-input AND gate (NXP)
  • 74LVC1G11 - SINGLE 3 INPUT POSITIVE AND GATE (Diodes)
  • 74LVC1G123 - Single retriggerable monostable multivibrator (NXP)
  • 74LVC1G125 - SINGLE BUFFER GATE (Diodes)
  • 74LVC1G125 - Bus buffer/line driver (NXP Semiconductors)
Other Datasheets by nexperia

Full PDF Text Transcription

Click to expand full text
74LVC1G175-Q100 Single D-type flip-flop with reset; positive-edge trigger Rev. 4 — 27 January 2022 Product data sheet 1. General description The 74LVC1G175-Q100 is a low-power, low-voltage single positive edge triggered D-type flip-flop with individual data (D) input, clock (CP) input, master reset (MR) input, and Q output. The master reset (MR) is an asynchronous active LOW input and operates independently of the clock input. Information on the data input is transferred to the Q output on the LOW-to-HIGH transition of the clock pulse. The D input must be stable one set-up time prior to the LOW-to-HIGH clock transition for predictable operation. The inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of this device in a mixed 3.3 V and 5 V environment.
Published: |