Datasheet4U Logo Datasheet4U.com

74LVC1G175-Q100 - Single D-type flip-flop

General Description

The 74LVC1G175-Q100 is a low-power, low-voltage single positive edge triggered D-type flip-flop with individual data (D) input, clock (CP) input, master reset (MR) input, and Q output.

The master reset (MR) is an asynchronous active LOW input and operates independently of the clock input.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74LVC1G175-Q100 Single D-type flip-flop nexperia
74LVC1G175 Single D-type flip-flop nexperia
74LVC1G175 Single D-type flip-flop NXP Semiconductors
74LVC1G17 SINGLE SCHMITT-TRIGGER BUFFER Diodes
74LVC1G17 Single Schmitt trigger buffer nexperia

Other Datasheets by NXP Semiconductors

Part Number Description
74LVC1G17 Single Schmitt-trigger buffer
74LVC1G11 Single 3-input AND gate
74LVC1G123 Single retriggerable monostable multivibrator
74LVC1G126 Bus buffer/line driver
74LVC1G14 Single Schmitt-trigger inverter

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
74LVC1G175-Q100 Single D-type flip-flop with reset; positive-edge trigger Rev. 1 — 15 November 2013 Product data sheet 1. General description The 74LVC1G175-Q100 is a low-power, low-voltage single positive edge triggered D-type flip-flop with individual data (D) input, clock (CP) input, master reset (MR) input, and Q output. The master reset (MR) is an asynchronous active LOW input and operates independently of the clock input. Information on the data input is transferred to the Q output on the LOW-to-HIGH transition of the clock pulse. The D input must be stable one set-up time prior to the LOW-to-HIGH clock transition for predictable operation. The inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of this device in a mixed 3.3 V and 5 V environment.